RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2025-02-24 23:22:10 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Don't force setCC instructions into AL

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@5104 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2002-12-18 01:44:31 +00:00
parent aed967cc9e
commit 89fab07abd
2 changed files with 2 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
lib/Target/X86/InstSelectSimple.cpp
View File

@ -437,10 +437,7 @@ void ISel::visitSetCCInst(SetCondInst &I, unsigned OpNum) {
{X86::SETEr, X86::SETNEr, X86::SETLr, X86::SETGr, X86::SETLEr, X86::SETGEr},
};
BuildMI(BB, OpcodeTab[CompTy->isSigned()][OpNum], 0, X86::AL);
// Put it in the result using a move.
BuildMI (BB, X86::MOVrr8, 1, getReg(I)).addReg(X86::AL);
BuildMI(BB, OpcodeTab[CompTy->isSigned()][OpNum], 0, getReg(I));
}
/// promote32 - Emit instructions to turn a narrow operand into a 32-bit-wide

5
lib/Target/X86/X86ISelSimple.cpp
View File

@ -437,10 +437,7 @@ void ISel::visitSetCCInst(SetCondInst &I, unsigned OpNum) {
{X86::SETEr, X86::SETNEr, X86::SETLr, X86::SETGr, X86::SETLEr, X86::SETGEr},
};
BuildMI(BB, OpcodeTab[CompTy->isSigned()][OpNum], 0, X86::AL);
// Put it in the result using a move.
BuildMI (BB, X86::MOVrr8, 1, getReg(I)).addReg(X86::AL);
BuildMI(BB, OpcodeTab[CompTy->isSigned()][OpNum], 0, getReg(I));
}
/// promote32 - Emit instructions to turn a narrow operand into a 32-bit-wide