RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2025-01-09 21:50:38 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Fix a very bad typo. Since the register number was off by one, the ARM

Browse Source 
load/store optimizer would incorrectly think that registers D26 and D28
were consecutive and would generate a VLDM instruction to load them.
The assembler was not convinced.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@99043 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bob Wilson 2010-03-20 06:05:13 +00:00
parent 472fdf7090
commit 98330ff8e3
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/ARM/ARMBaseRegisterInfo.cpp
View File

@ -80,7 +80,7 @@ unsigned ARMBaseRegisterInfo::getRegisterNumbering(unsigned RegEnum,
case D23: return 23;
case D24: return 24;
case D25: return 25;
case D26: return 27;
case D26: return 26;
case D27: return 27;
case D28: return 28;
case D29: return 29;