mirror of
https://github.com/RPCSX/llvm.git
synced 2025-04-03 08:41:44 +00:00
Don't fold bitconvert(load) for preinc/postdec loads. Likewise stores.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@37130 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
d6ddc308f0
commit
98a6c62aff
@ -2685,6 +2685,7 @@ SDOperand DAGCombiner::visitBIT_CONVERT(SDNode *N) {
|
||||
// fold (conv (load x)) -> (load (conv*)x)
|
||||
// If the resultant load doesn't need a higher alignment than the original!
|
||||
if (ISD::isNON_EXTLoad(N0.Val) && N0.hasOneUse() &&
|
||||
ISD::isUNINDEXEDLoad(N0.Val) &&
|
||||
TLI.isOperationLegal(ISD::LOAD, VT)) {
|
||||
LoadSDNode *LN0 = cast<LoadSDNode>(N0);
|
||||
unsigned Align = TLI.getTargetMachine().getTargetData()->
|
||||
@ -3563,7 +3564,8 @@ SDOperand DAGCombiner::visitSTORE(SDNode *N) {
|
||||
|
||||
// If this is a store of a bit convert, store the input value if the
|
||||
// resultant store does not need a higher alignment than the original.
|
||||
if (Value.getOpcode() == ISD::BIT_CONVERT && !ST->isTruncatingStore()) {
|
||||
if (Value.getOpcode() == ISD::BIT_CONVERT && !ST->isTruncatingStore() &&
|
||||
ST->getAddressingMode() == ISD::UNINDEXED) {
|
||||
unsigned Align = ST->getAlignment();
|
||||
MVT::ValueType SVT = Value.getOperand(0).getValueType();
|
||||
unsigned OrigAlign = TLI.getTargetMachine().getTargetData()->
|
||||
|
Loading…
x
Reference in New Issue
Block a user