RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2025-01-19 10:53:55 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Update the documentation of CellSPU, in case it gets removed in 3.1.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@155797 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Kalle Raiskila 2012-04-29 20:00:55 +00:00
parent 2b8d0501b1
commit a04fe83378
2 changed files with 18 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
CREDITS.TXT
View File

@ -342,6 +342,10 @@ W: http://vladimir_prus.blogspot.com
E: ghost@cs.msu.su
D: Made inst_iterator behave like a proper iterator, LowerConstantExprs pass
N: Kalle Raiskila
E: kalle.rasikila@nokia.com
D: Some bugfixes to CellSPU
N: Xerxes Ranby
E: xerxes@zafena.se
D: Cmake dependency chain and various bug fixes

14
lib/Target/CellSPU/README.txt
View File

@ -37,6 +37,20 @@ to add 'spu' to configure's --enable-targets option, e.g.:
---------------------------------------------------------------------------
TODO:
* In commit r142152 vector legalization was set to element promotion per
default. This breaks half vectors (e.g. v2i32) badly as they get element
promoted to much slower types (v2i64).
* Many CellSPU specific codegen tests only grep & count the number of
instructions, not checking their place with FileCheck. There have also
been some commits that change the CellSPU checks, some of which might
have not been thoroughly scrutinized w.r.t. to the changes they cause in SPU
assembly. (especially since about the time of r142152)
* Some of the i64 math have huge tablegen rules, which sometime cause
tablegen to run out of memory. See e.g. bug 8850. i64 arithmetics
should probably be done with libraries.
* Create a machine pass for performing dual-pipeline scheduling specifically
for CellSPU, and insert branch prediction instructions as needed.