RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2025-02-24 23:22:10 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Bring back 2>&1 redirection for this test

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@295864 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Matthias Braun 2017-02-22 19:16:33 +00:00
parent 6b494b30f2
commit a0ae75470a
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
test/CodeGen/Hexagon/expand-condsets-rm-reg.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -march=hexagon -run-pass expand-condsets -o - %s -verify-machineinstrs -debug-only=expand-condsets | FileCheck %s # RUN: llc -march=hexagon -run-pass expand-condsets -o - %s -verify-machineinstrs -debug-only=expand-condsets 2>&1 | FileCheck %s
# REQUIRES: asserts # REQUIRES: asserts
# Check that coalesced registers are removed from live intervals. # Check that coalesced registers are removed from live intervals.