RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2024-11-26 05:00:26 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Hexagon: Make helper functions static.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@182588 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Benjamin Kramer 2013-05-23 15:43:11 +00:00
parent 879b071bf5
commit a32218a7ec
2 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
lib/Target/Hexagon/HexagonCopyToCombine.cpp
View File

@ -219,8 +219,9 @@ static void removeKillInfo(MachineInstr *MI, unsigned RegNotKilled) {
/// isUnsafeToMoveAccross - Returns true if it is unsafe to move a copy
/// instruction from \p UseReg to \p DestReg over the instruction \p I.
bool isUnsafeToMoveAccross(MachineInstr *I, unsigned UseReg, unsigned DestReg,
const TargetRegisterInfo *TRI) {
static bool isUnsafeToMoveAccross(MachineInstr *I, unsigned UseReg,
unsigned DestReg,
const TargetRegisterInfo *TRI) {
return (UseReg && (I->modifiesRegister(UseReg, TRI))) ||
I->modifiesRegister(DestReg, TRI) ||
I->readsRegister(DestReg, TRI) ||

3
lib/Target/Hexagon/HexagonVLIWPacketizer.cpp
View File

@ -838,7 +838,8 @@ bool HexagonPacketizerList::RestrictingDepExistInPacket (MachineInstr* MI,
/// Gets the predicate register of a predicated instruction.
unsigned getPredicatedRegister(MachineInstr *MI, const HexagonInstrInfo *QII) {
static unsigned getPredicatedRegister(MachineInstr *MI,
const HexagonInstrInfo *QII) {
/// We use the following rule: The first predicate register that is a use is
/// the predicate register of a predicated instruction.