RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2024-11-26 21:20:37 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Add a nasty hack to fix Alpha/IA64 multiplies by a power of two.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@19737 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2005-01-22 00:20:42 +00:00
parent 9bb86f46e1
commit a7306db5f7
1 changed files with 9 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
lib/CodeGen/SelectionDAG/SelectionDAG.cpp
View File

@ -446,6 +446,7 @@ SDOperand SelectionDAG::getSetCC(ISD::CondCode Cond, MVT::ValueType VT,
else {
assert(N1.getOpcode() == ISD::SUB && "Unexpected operation!");
// (Z-X) == X --> Z == X<<1
if (N2.getValueType() != MVT::i64) // FIXME: HACK HACK HACK!
return getSetCC(Cond, VT, N1.getOperand(0),
getNode(ISD::SHL, N2.getValueType(),
N2, getConstant(1, MVT::i8)));
@ -654,8 +655,10 @@ SDOperand SelectionDAG::getNode(unsigned Opcode, MVT::ValueType VT,
// FIXME: This should only be done if the target supports shift
// operations.
if ((C2 & C2-1) == 0) {
SDOperand ShAmt = getConstant(ExactLog2(C2), MVT::i8);
return getNode(ISD::SHL, VT, N1, ShAmt);
if (N2.getValueType() != MVT::i64) { // FIXME: HACK HACK HACK!
SDOperand ShAmt = getConstant(ExactLog2(C2), MVT::i8);
return getNode(ISD::SHL, VT, N1, ShAmt);
}
}
break;
@ -663,8 +666,10 @@ SDOperand SelectionDAG::getNode(unsigned Opcode, MVT::ValueType VT,
// FIXME: This should only be done if the target supports shift
// operations.
if ((C2 & C2-1) == 0 && C2) {
SDOperand ShAmt = getConstant(ExactLog2(C2), MVT::i8);
return getNode(ISD::SRL, VT, N1, ShAmt);
if (N2.getValueType() != MVT::i64) { // FIXME: HACK HACK HACK!
SDOperand ShAmt = getConstant(ExactLog2(C2), MVT::i8);
return getNode(ISD::SRL, VT, N1, ShAmt);
}
}
break;