RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2024-11-24 20:29:53 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Fix for bug reported by Evzen Muller on llvm-commits: make sure to correctly

Browse Source 
check the range of the constant when optimizing a comparison between a
constant and a sign_extend_inreg node.



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@109854 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Eli Friedman 2010-07-30 06:44:31 +00:00
parent 80a098583b
commit ad78a88711
2 changed files with 17 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
lib/CodeGen/SelectionDAG/TargetLowering.cpp
View File

@ -1968,12 +1968,9 @@ TargetLowering::SimplifySetCC(EVT VT, SDValue N0, SDValue N1,
EVT ExtDstTy = N0.getValueType(); EVT ExtDstTy = N0.getValueType();
unsigned ExtDstTyBits = ExtDstTy.getSizeInBits(); unsigned ExtDstTyBits = ExtDstTy.getSizeInBits();
// If the extended part has any inconsistent bits, it cannot ever // If the constant doesn't fit into the number of bits for the source of
// compare equal. In other words, they have to be all ones or all // the sign extension, it is impossible for both sides to be equal.
// zeros. if (C1.getMinSignedBits() > ExtSrcTyBits)
APInt ExtBits =
APInt::getHighBitsSet(ExtDstTyBits, ExtDstTyBits - ExtSrcTyBits);
if ((C1 & ExtBits) != 0 && (C1 & ExtBits) != ExtBits)
return DAG.getConstant(Cond == ISD::SETNE, VT); return DAG.getConstant(Cond == ISD::SETNE, VT);
SDValue ZextOp; SDValue ZextOp;

14
test/CodeGen/X86/2010-07-29-SetccSimplify.ll Normal file
View File

@ -0,0 +1,14 @@
; RUN: llc < %s -mtriple=x86_64-apple-darwin | FileCheck %s
define i32 @extend2bit_v2(i32 %val) {
entry:
%0 = trunc i32 %val to i2 ; <i2> [#uses=1]
%1 = sext i2 %0 to i32 ; <i32> [#uses=1]
%2 = icmp eq i32 %1, 3 ; <i1> [#uses=1]
%3 = zext i1 %2 to i32 ; <i32> [#uses=1]
ret i32 %3
}
; CHECK: extend2bit_v2:
; CHECK: xorl %eax, %eax
; CHECK-NEXT: ret