RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2025-01-11 15:07:58 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Fixed unused variable warning.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@228054 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Simon Pilgrim 2015-02-03 22:39:28 +00:00
parent 318defeca7
commit ae43f39965
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/X86/X86ISelLowering.cpp
View File

@ -7818,7 +7818,6 @@ static SDValue lowerVectorShuffleAsBitShift(SDLoc DL, MVT VT, SDValue V1,
SDValue V2, ArrayRef<int> Mask,
SelectionDAG &DAG) {
SmallBitVector Zeroable = computeZeroableShuffleElements(Mask, V1, V2);
const TargetLowering &TLI = DAG.getTargetLoweringInfo();
int Size = Mask.size();
assert(Size == VT.getVectorNumElements() && "Unexpected mask size");
@ -7832,7 +7831,8 @@ static SDValue lowerVectorShuffleAsBitShift(SDLoc DL, MVT VT, SDValue V1,
auto MatchBitShift = [&](int Shift, int Scale) -> SDValue {
MVT ShiftSVT = MVT::getIntegerVT(VT.getScalarSizeInBits() * Scale);
MVT ShiftVT = MVT::getVectorVT(ShiftSVT, Size / Scale);
assert(TLI.isTypeLegal(ShiftVT) && "Illegal integer vector type");
assert(DAG.getTargetLoweringInfo().isTypeLegal(ShiftVT) &&
"Illegal integer vector type");
bool MatchLeft = true, MatchRight = true;
for (int i = 0; i != Size; i += Scale) {