mirror of
https://github.com/RPCSX/llvm.git
synced 2024-11-29 14:40:25 +00:00
Encode pc-relative conditional branch offset as pc+(num of bytes / 4). The
asm printer will print it as offset*4. e.g. bne cr0, $+8. The PPC code emitter was expecting the offset to be number of instructions, not number of bytes. This fixes a whole bunch of JIT failures. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@29885 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
0554575567
commit
b9ca92661c
@ -131,7 +131,7 @@ namespace {
|
||||
// Branches can take an immediate operand. This is used by the branch
|
||||
// selection pass to print $+8, an eight byte displacement from the PC.
|
||||
if (MI->getOperand(OpNo).isImmediate()) {
|
||||
O << "$+" << MI->getOperand(OpNo).getImmedValue();
|
||||
O << "$+" << MI->getOperand(OpNo).getImmedValue()*4;
|
||||
} else {
|
||||
printOp(MI->getOperand(OpNo));
|
||||
}
|
||||
|
@ -133,7 +133,7 @@ bool PPCBSel::runOnMachineFunction(MachineFunction &Fn) {
|
||||
if (Displacement >= -32768 && Displacement <= 32767) {
|
||||
BuildMI(*MBB, MBBJ, Opcode, 2).addReg(CRReg).addMBB(trueMBB);
|
||||
} else {
|
||||
BuildMI(*MBB, MBBJ, Inverted, 2).addReg(CRReg).addImm(8);
|
||||
BuildMI(*MBB, MBBJ, Inverted, 2).addReg(CRReg).addImm(2);
|
||||
BuildMI(*MBB, MBBJ, PPC::B, 1).addMBB(trueMBB);
|
||||
}
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user