RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2024-12-12 14:17:59 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Fix a typo which cause dag combine crash. rdar://9059537.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@126661 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng 2011-02-28 18:45:27 +00:00
parent f222e595c0
commit c24ab5c654
2 changed files with 15 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/ARM/ARMISelLowering.cpp
View File

@ -2905,7 +2905,7 @@ SDValue ARMTargetLowering::LowerFCOPYSIGN(SDValue Op, SelectionDAG &DAG) const {
SDValue Res = DAG.getNode(ISD::OR, dl, OpVT, SDValue Res = DAG.getNode(ISD::OR, dl, OpVT,
DAG.getNode(ISD::AND, dl, OpVT, Tmp1, Mask), DAG.getNode(ISD::AND, dl, OpVT, Tmp1, Mask),
DAG.getNode(ISD::AND, dl, OpVT, Tmp0, MaskNot)); DAG.getNode(ISD::AND, dl, OpVT, Tmp0, MaskNot));
if (SrcVT == MVT::f32) { if (VT == MVT::f32) {
Res = DAG.getNode(ISD::BITCAST, dl, MVT::v2f32, Res); Res = DAG.getNode(ISD::BITCAST, dl, MVT::v2f32, Res);
Res = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, MVT::f32, Res, Res = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, MVT::f32, Res,
DAG.getConstant(0, MVT::i32)); DAG.getConstant(0, MVT::i32));

14
test/CodeGen/ARM/fcopysign.ll
View File

@ -40,5 +40,19 @@ entry:
ret double %1 ret double %1
} }
; rdar://9059537
define i32 @test4() ssp {
entry:
; SOFT: test4:
; SOFT: vcvt.f32.f64 s0,
; SOFT: vmov.i32 [[REG4:(d[0-9]+)]], #0x80000000
; SOFT: vbic [[REG5:(d[0-9]+))], d0, [[REG4]]
; SOFT: vorr d0, [[REG4]], [[REG5]]
%call80 = tail call double @copysign(double 1.000000e+00, double undef)
%conv81 = fptrunc double %call80 to float
%tmp88 = bitcast float %conv81 to i32
ret i32 %tmp88
}
declare double @copysign(double, double) nounwind declare double @copysign(double, double) nounwind
declare float @copysignf(float, float) nounwind declare float @copysignf(float, float) nounwind