mirror of
https://github.com/RPCSX/llvm.git
synced 2024-12-01 07:30:31 +00:00
new testcase, these shuffles can be implemented with discrete instructions,
and shouldn't be lowered to vperm. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@27747 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
cffeb86169
commit
c3b5ad944c
43
test/CodeGen/PowerPC/vec_perf_shuffle.ll
Normal file
43
test/CodeGen/PowerPC/vec_perf_shuffle.ll
Normal file
@ -0,0 +1,43 @@
|
||||
; RUN: llvm-as < %s | llc -march=ppc32 -mcpu=g5 &&
|
||||
; RUN: llvm-as < %s | llc -march=ppc32 -mcpu=g5 | not grep vperm
|
||||
|
||||
<4 x float> %test_uu72(<4 x float> *%P1, <4 x float> *%P2) {
|
||||
%V1 = load <4 x float> *%P1
|
||||
%V2 = load <4 x float> *%P2
|
||||
; vmrglw + vsldoi
|
||||
%V3 = shufflevector <4 x float> %V1, <4 x float> %V2,
|
||||
<4 x uint> <uint undef, uint undef, uint 7, uint 2>
|
||||
ret <4 x float> %V3
|
||||
}
|
||||
|
||||
<4 x float> %test_30u5(<4 x float> *%P1, <4 x float> *%P2) {
|
||||
%V1 = load <4 x float> *%P1
|
||||
%V2 = load <4 x float> *%P2
|
||||
%V3 = shufflevector <4 x float> %V1, <4 x float> %V2,
|
||||
<4 x uint> <uint 3, uint 0, uint undef, uint 5>
|
||||
ret <4 x float> %V3
|
||||
}
|
||||
|
||||
<4 x float> %test_3u73(<4 x float> *%P1, <4 x float> *%P2) {
|
||||
%V1 = load <4 x float> *%P1
|
||||
%V2 = load <4 x float> *%P2
|
||||
%V3 = shufflevector <4 x float> %V1, <4 x float> %V2,
|
||||
<4 x uint> <uint 3, uint undef, uint 7, uint 3>
|
||||
ret <4 x float> %V3
|
||||
}
|
||||
|
||||
<4 x float> %test_3774(<4 x float> *%P1, <4 x float> *%P2) {
|
||||
%V1 = load <4 x float> *%P1
|
||||
%V2 = load <4 x float> *%P2
|
||||
%V3 = shufflevector <4 x float> %V1, <4 x float> %V2,
|
||||
<4 x uint> <uint 3, uint 7, uint 7, uint 4>
|
||||
ret <4 x float> %V3
|
||||
}
|
||||
|
||||
<4 x float> %test_4450(<4 x float> *%P1, <4 x float> *%P2) {
|
||||
%V1 = load <4 x float> *%P1
|
||||
%V2 = load <4 x float> *%P2
|
||||
%V3 = shufflevector <4 x float> %V1, <4 x float> %V2,
|
||||
<4 x uint> <uint 4, uint 4, uint 5, uint 0>
|
||||
ret <4 x float> %V3
|
||||
}
|
Loading…
Reference in New Issue
Block a user