RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2024-11-25 20:59:51 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Convert several tests to use temporary files instead of redundantly

Browse Source 
executing the test commands.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@52163 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dan Gohman 2008-06-10 00:36:41 +00:00
parent 9eb698b96d
commit c5b822b5b6
14 changed files with 63 additions and 60 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
test/CodeGen/X86/2006-04-27-ISelFoldingBug.ll
View File

@ -1,9 +1,7 @@
; RUN: llvm-as < %s | \
; RUN: llc -march=x86 -mtriple=i686-apple-darwin8 -relocation-model=static | \
; RUN: grep {movl _last} | count 1
; RUN: llvm-as < %s | \
; RUN: llc -march=x86 -mtriple=i686-apple-darwin8 -relocation-model=static | \
; RUN: grep {cmpl.*_last} | count 1
; RUN: llc -march=x86 -mtriple=i686-apple-darwin8 -relocation-model=static > %t
; RUN: grep {movl _last} %t | count 1
; RUN: grep {cmpl.*_last} %t | count 1
@block = external global i8* ; <i8**> [#uses=1]
@last = external global i32 ; <i32*> [#uses=3]

7
test/CodeGen/X86/2006-07-31-SingleRegClass.ll
View File

@ -1,8 +1,7 @@
; PR850
; RUN: llvm-as < %s | llc -march=x86 -x86-asm-syntax=att | \
; RUN: grep {movl 4(%eax),%ebp}
; RUN: llvm-as < %s | llc -march=x86 -x86-asm-syntax=att | \
; RUN: grep {movl 0(%eax), %ebx}
; RUN: llvm-as < %s | llc -march=x86 -x86-asm-syntax=att > %t
; RUN: grep {movl 4(%eax),%ebp} %t
; RUN: grep {movl 0(%eax), %ebx} %t
define i32 @foo(i32 %__s.i.i, i32 %tmp5.i.i, i32 %tmp6.i.i, i32 %tmp7.i.i, i32 %tmp8.i.i) {
%tmp9.i.i = call i32 asm sideeffect "push %ebp\0Apush %ebx\0Amovl 4($2),%ebp\0Amovl 0($2), %ebx\0Amovl $1,%eax\0Aint $$0x80\0Apop %ebx\0Apop %ebp", "={ax},i,0,{cx},{dx},{si},{di}"( i32 192, i32 %__s.i.i, i32 %tmp5.i.i, i32 %tmp6.i.i, i32 %tmp7.i.i, i32 %tmp8.i.i ) ; <i32> [#uses=1]

7
test/CodeGen/X86/2006-11-17-IllegalMove.ll
View File

@ -1,7 +1,6 @@
; RUN: llvm-as < %s | llc -march=x86-64 | \
; RUN: grep movb | count 2
; RUN: llvm-as < %s | llc -march=x86-64 | \
; RUN: grep movzbw
; RUN: llvm-as < %s | llc -march=x86-64 > %t
; RUN: grep movb %t | count 2
; RUN: grep movzbw %t
define void @handle_vector_size_attribute() {

5
test/CodeGen/X86/2007-01-13-StackPtrIndex.ll
View File

@ -1,5 +1,6 @@
; RUN: llvm-as < %s | llc -march=x86-64 | grep leaq
; RUN: llvm-as < %s | llc -march=x86-64 | not grep {,%rsp)}
; RUN: llvm-as < %s | llc -march=x86-64 > %t
; RUN: grep leaq %t
; RUN: not grep {,%rsp)} %t
; PR1103
target datalayout = "e-p:64:64"

7
test/CodeGen/X86/2008-04-28-CoalescerBug.ll
View File

@ -1,6 +1,7 @@
; RUN: llvm-as < %s | llc -mtriple=x86_64-apple-darwin | grep movl | not grep {r\[abcd\]x}
; RUN: llvm-as < %s | llc -mtriple=x86_64-apple-darwin | grep movl | not grep {r\[ds\]i}
; RUN: llvm-as < %s | llc -mtriple=x86_64-apple-darwin | grep movl | not grep {r\[bs\]p}
; RUN: llvm-as < %s | llc -mtriple=x86_64-apple-darwin | grep movl > %t
; RUN: not grep {r\[abcd\]x} %t
; RUN: not grep {r\[ds\]i} %t
; RUN: not grep {r\[bs\]p} %t
%struct.BITMAP = type { i16, i16, i32, i32, i32, i32, i32, i32, i8*, i8* }
%struct.BltData = type { float, float, float, float }

9
test/CodeGen/X86/nancvt.ll
View File

@ -1,7 +1,8 @@
; RUN: llvm-as < %s | opt -std-compile-opts | llc | grep 2147027116 | count 3
; RUN: llvm-as < %s | opt -std-compile-opts | llc | grep 2147228864 | count 3
; RUN: llvm-as < %s | opt -std-compile-opts | llc | grep 2146502828 | count 3
; RUN: llvm-as < %s | opt -std-compile-opts | llc | grep 2143034560 | count 3
; RUN: llvm-as < %s | opt -std-compile-opts | llc > %t
; RUN: grep 2147027116 %t | count 3
; RUN: grep 2147228864 %t | count 3
; RUN: grep 2146502828 %t | count 3
; RUN: grep 2143034560 %t | count 3
; Compile time conversions of NaNs.
; ModuleID = 'nan2.c'
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:64-f32:32:32-f64:32:64-v64:64:64-v128:128:128-a0:0:64-f80:128:128"

11
test/CodeGen/X86/packed_struct.ll
View File

@ -1,8 +1,9 @@
; RUN: llvm-as < %s | llc -march=x86 | grep foos+5
; RUN: llvm-as < %s | llc -march=x86 | grep foos+1
; RUN: llvm-as < %s | llc -march=x86 | grep foos+9
; RUN: llvm-as < %s | llc -march=x86 | grep bara+19
; RUN: llvm-as < %s | llc -march=x86 | grep bara+4
; RUN: llvm-as < %s | llc -march=x86 > %t
; RUN: grep foos+5 %t
; RUN: grep foos+1 %t
; RUN: grep foos+9 %t
; RUN: grep bara+19 %t
; RUN: grep bara+4 %t
; make sure we compute the correct offset for a packed structure

9
test/CodeGen/X86/prefetch.ll
View File

@ -1,7 +1,8 @@
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse | grep prefetchnta
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse | grep prefetcht0
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse | grep prefetcht1
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse | grep prefetcht2
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse > %t
; RUN: grep prefetchnta %t
; RUN: grep prefetcht0 %t
; RUN: grep prefetcht1 %t
; RUN: grep prefetcht2 %t
define void @t(i8* %ptr) nounwind {
entry:

11
test/CodeGen/X86/sse-align-12.ll
View File

@ -1,8 +1,9 @@
; RUN: llvm-as < %s | llc -march=x86-64 | grep unpck | count 2
; RUN: llvm-as < %s | llc -march=x86-64 | grep shuf | count 2
; RUN: llvm-as < %s | llc -march=x86-64 | grep ps | count 4
; RUN: llvm-as < %s | llc -march=x86-64 | grep pd | count 4
; RUN: llvm-as < %s | llc -march=x86-64 | grep movup | count 4
; RUN: llvm-as < %s | llc -march=x86-64 > %t
; RUN: grep unpck %t | count 2
; RUN: grep shuf %t | count 2
; RUN: grep ps %t | count 4
; RUN: grep pd %t | count 4
; RUN: grep movup %t | count 4
define <4 x float> @a(<4 x float>* %y) nounwind {
%x = load <4 x float>* %y, align 4

9
test/CodeGen/X86/vec_insert-5.ll
View File

@ -1,7 +1,8 @@
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | grep psllq | grep 32
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | grep pslldq | grep 12
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | grep psrldq | grep 8
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | grep psrldq | grep 12
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 > %t
; RUN: grep psllq %t | grep 32
; RUN: grep pslldq %t | grep 12
; RUN: grep psrldq %t | grep 8
; RUN: grep psrldq %t | grep 12
define void @t1(i32 %a, <1 x i64>* %P) nounwind {
%tmp12 = shl i32 %a, 12

8
test/CodeGen/X86/vec_logical.ll
View File

@ -1,7 +1,7 @@
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | grep xorps | count 2
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | grep andnps
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | grep movaps | count 2
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 > %t
; RUN: grep xorps %t | count 2
; RUN: grep andnps %t
; RUN: grep movaps %t | count 2
define void @t(<4 x float> %A) {
%tmp1277 = sub <4 x float> < float -0.000000e+00, float -0.000000e+00, float -0.000000e+00, float -0.000000e+00 >, %A

8
test/CodeGen/X86/vec_return.ll
View File

@ -1,7 +1,7 @@
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | grep xorps | count 1
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | grep movaps | count 1
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | not grep shuf
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 > %t
; RUN: grep xorps %t | count 1
; RUN: grep movaps %t | count 1
; RUN: not grep shuf %t
define <2 x double> @test() {
ret <2 x double> zeroinitializer

12
test/CodeGen/X86/vec_shuffle-12.ll
View File

@ -1,9 +1,9 @@
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | not grep punpck
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | grep pextrw | count 4
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | grep pinsrw | count 6
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | grep pshuflw | count 3
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | grep pshufhw | count 2
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 > %t
; RUN: not grep punpck %t
; RUN: grep pextrw %t | count 4
; RUN: grep pinsrw %t | count 6
; RUN: grep pshuflw %t | count 3
; RUN: grep pshufhw %t | count 2
define <8 x i16> @t1(<8 x i16>* %A, <8 x i16>* %B) {
%tmp1 = load <8 x i16>* %A

12
test/CodeGen/X86/vec_shuffle-13.ll
View File

@ -1,9 +1,9 @@
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | grep movlhps | count 1
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | grep movss | count 1
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | grep pshufd | count 1
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | grep pshuflw | count 1
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | grep pshufhw | count 1
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 > %t
; RUN: grep movlhps %t | count 1
; RUN: grep movss %t | count 1
; RUN: grep pshufd %t | count 1
; RUN: grep pshuflw %t | count 1
; RUN: grep pshufhw %t | count 1
define <8 x i16> @t1(<8 x i16> %A, <8 x i16> %B) nounwind {
%tmp = shufflevector <8 x i16> %A, <8 x i16> %B, <8 x i32> < i32 8, i32 9, i32 0, i32 1, i32 10, i32 11, i32 2, i32 3 >