mirror of
https://github.com/RPCSX/llvm.git
synced 2024-11-26 21:20:37 +00:00
revert r98270.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@98281 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
3192d14076
commit
c6678b0014
@ -2091,7 +2091,7 @@ X86TargetLowering::LowerCall(SDValue Chain, SDValue Callee,
|
|||||||
// tailcall must happen after callee-saved registers are poped.
|
// tailcall must happen after callee-saved registers are poped.
|
||||||
// FIXME: Give it a special register class that contains caller-saved
|
// FIXME: Give it a special register class that contains caller-saved
|
||||||
// register instead?
|
// register instead?
|
||||||
unsigned TCReg = Is64Bit ? X86::R11 : X86::ECX;
|
unsigned TCReg = Is64Bit ? X86::R11 : X86::EAX;
|
||||||
Chain = DAG.getCopyToReg(Chain, dl,
|
Chain = DAG.getCopyToReg(Chain, dl,
|
||||||
DAG.getRegister(TCReg, getPointerTy()),
|
DAG.getRegister(TCReg, getPointerTy()),
|
||||||
Callee,InFlag);
|
Callee,InFlag);
|
||||||
@ -2145,7 +2145,7 @@ X86TargetLowering::LowerCall(SDValue Chain, SDValue Callee,
|
|||||||
}
|
}
|
||||||
|
|
||||||
assert(((Callee.getOpcode() == ISD::Register &&
|
assert(((Callee.getOpcode() == ISD::Register &&
|
||||||
(cast<RegisterSDNode>(Callee)->getReg() == X86::ECX ||
|
(cast<RegisterSDNode>(Callee)->getReg() == X86::EAX ||
|
||||||
cast<RegisterSDNode>(Callee)->getReg() == X86::R11)) ||
|
cast<RegisterSDNode>(Callee)->getReg() == X86::R11)) ||
|
||||||
Callee.getOpcode() == ISD::TargetExternalSymbol ||
|
Callee.getOpcode() == ISD::TargetExternalSymbol ||
|
||||||
Callee.getOpcode() == ISD::TargetGlobalAddress) &&
|
Callee.getOpcode() == ISD::TargetGlobalAddress) &&
|
||||||
|
@ -1,4 +1,4 @@
|
|||||||
; RUN: llc < %s -march=x86 -tailcallopt | grep {jmp} | grep {\\*%ecx}
|
; RUN: llc < %s -march=x86 -tailcallopt | grep {jmp} | grep {\\*%eax}
|
||||||
|
|
||||||
declare i32 @putchar(i32)
|
declare i32 @putchar(i32)
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user