mirror of
https://github.com/RPCSX/llvm.git
synced 2025-01-10 06:00:30 +00:00
Modified the asm string of 16-bit Thumb MUL instruction so that it prints:
MULS <Rdm>, <Rn>, <Rdm> according to A8.6.105 MUL Encoding T1. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@97675 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
319dfa3fb3
commit
cb721da4c6
@ -734,7 +734,7 @@ def tMOVgpr2gpr : T1I<(outs GPR:$dst), (ins GPR:$src), IIC_iMOVr,
|
|||||||
// multiply register
|
// multiply register
|
||||||
let isCommutable = 1 in
|
let isCommutable = 1 in
|
||||||
def tMUL : T1sIt<(outs tGPR:$dst), (ins tGPR:$lhs, tGPR:$rhs), IIC_iMUL32,
|
def tMUL : T1sIt<(outs tGPR:$dst), (ins tGPR:$lhs, tGPR:$rhs), IIC_iMUL32,
|
||||||
"mul", "\t$dst, $rhs",
|
"mul", "\t$dst, $rhs, $dst", /* A8.6.105 MUL Encoding T1 */
|
||||||
[(set tGPR:$dst, (mul tGPR:$lhs, tGPR:$rhs))]>,
|
[(set tGPR:$dst, (mul tGPR:$lhs, tGPR:$rhs))]>,
|
||||||
T1DataProcessing<0b1101>;
|
T1DataProcessing<0b1101>;
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user