mirror of
https://github.com/RPCSX/llvm.git
synced 2025-02-06 20:37:05 +00:00
Untabify.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@251769 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
2511eced9d
commit
d40a898651
@ -150,9 +150,9 @@ static bool isLoadAndTestAsCmp(MachineInstr *MI) {
|
||||
// If we during isel used a load-and-test as a compare with 0, the
|
||||
// def operand is dead.
|
||||
return ((MI->getOpcode() == SystemZ::LTEBR ||
|
||||
MI->getOpcode() == SystemZ::LTDBR ||
|
||||
MI->getOpcode() == SystemZ::LTXBR) &&
|
||||
MI->getOperand(0).isDead());
|
||||
MI->getOpcode() == SystemZ::LTDBR ||
|
||||
MI->getOpcode() == SystemZ::LTXBR) &&
|
||||
MI->getOperand(0).isDead());
|
||||
}
|
||||
|
||||
// Return the source register of Compare, which is the unknown value
|
||||
|
@ -5620,8 +5620,8 @@ SystemZTargetLowering::emitTransactionBegin(MachineInstr *MI,
|
||||
|
||||
MachineBasicBlock *
|
||||
SystemZTargetLowering::emitLoadAndTestCmp0(MachineInstr *MI,
|
||||
MachineBasicBlock *MBB,
|
||||
unsigned Opcode) const {
|
||||
MachineBasicBlock *MBB,
|
||||
unsigned Opcode) const {
|
||||
MachineFunction &MF = *MBB->getParent();
|
||||
MachineRegisterInfo *MRI = &MF.getRegInfo();
|
||||
const SystemZInstrInfo *TII =
|
||||
|
@ -531,8 +531,8 @@ private:
|
||||
unsigned Opcode,
|
||||
bool NoFloat) const;
|
||||
MachineBasicBlock *emitLoadAndTestCmp0(MachineInstr *MI,
|
||||
MachineBasicBlock *MBB,
|
||||
unsigned Opcode) const;
|
||||
MachineBasicBlock *MBB,
|
||||
unsigned Opcode) const;
|
||||
|
||||
};
|
||||
} // end namespace llvm
|
||||
|
Loading…
x
Reference in New Issue
Block a user