RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2025-02-11 23:38:05 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Untabify.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@251769 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
NAKAMURA Takumi 2015-11-02 01:38:12 +00:00
parent 2511eced9d
commit d40a898651
3 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/SystemZ/SystemZElimCompare.cpp
View File

@ -150,9 +150,9 @@ static bool isLoadAndTestAsCmp(MachineInstr *MI) {
// If we during isel used a load-and-test as a compare with 0, the // If we during isel used a load-and-test as a compare with 0, the
// def operand is dead. // def operand is dead.
return ((MI->getOpcode() == SystemZ::LTEBR || return ((MI->getOpcode() == SystemZ::LTEBR ||
MI->getOpcode() == SystemZ::LTDBR || MI->getOpcode() == SystemZ::LTDBR ||
MI->getOpcode() == SystemZ::LTXBR) && MI->getOpcode() == SystemZ::LTXBR) &&
MI->getOperand(0).isDead()); MI->getOperand(0).isDead());
} }
// Return the source register of Compare, which is the unknown value // Return the source register of Compare, which is the unknown value

4
lib/Target/SystemZ/SystemZISelLowering.cpp
View File

@ -5620,8 +5620,8 @@ SystemZTargetLowering::emitTransactionBegin(MachineInstr *MI,
MachineBasicBlock * MachineBasicBlock *
SystemZTargetLowering::emitLoadAndTestCmp0(MachineInstr *MI, SystemZTargetLowering::emitLoadAndTestCmp0(MachineInstr *MI,
MachineBasicBlock *MBB, MachineBasicBlock *MBB,
unsigned Opcode) const { unsigned Opcode) const {
MachineFunction &MF = *MBB->getParent(); MachineFunction &MF = *MBB->getParent();
MachineRegisterInfo *MRI = &MF.getRegInfo(); MachineRegisterInfo *MRI = &MF.getRegInfo();
const SystemZInstrInfo *TII = const SystemZInstrInfo *TII =

4
lib/Target/SystemZ/SystemZISelLowering.h
View File

@ -531,8 +531,8 @@ private:
unsigned Opcode, unsigned Opcode,
bool NoFloat) const; bool NoFloat) const;
MachineBasicBlock *emitLoadAndTestCmp0(MachineInstr *MI, MachineBasicBlock *emitLoadAndTestCmp0(MachineInstr *MI,
MachineBasicBlock *MBB, MachineBasicBlock *MBB,
unsigned Opcode) const; unsigned Opcode) const;
}; };
} // end namespace llvm } // end namespace llvm