mirror of
https://github.com/RPCSX/llvm.git
synced 2025-02-26 07:56:43 +00:00
Tidy up. 80 columns.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@154226 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
967cbbd8b5
commit
d4f020a3af
@ -729,7 +729,8 @@ void ARMAsmPrinter::emitAttributes() {
|
|||||||
/* NEON is not exactly a VFP architecture, but GAS emit one of
|
/* NEON is not exactly a VFP architecture, but GAS emit one of
|
||||||
* neon/neon-vfpv4/vfpv3/vfpv2 for .fpu parameters */
|
* neon/neon-vfpv4/vfpv3/vfpv2 for .fpu parameters */
|
||||||
if (Subtarget->hasNEON2())
|
if (Subtarget->hasNEON2())
|
||||||
AttrEmitter->EmitTextAttribute(ARMBuildAttrs::Advanced_SIMD_arch, "neon-vfpv4");
|
AttrEmitter->EmitTextAttribute(ARMBuildAttrs::Advanced_SIMD_arch,
|
||||||
|
"neon-vfpv4");
|
||||||
else
|
else
|
||||||
AttrEmitter->EmitTextAttribute(ARMBuildAttrs::Advanced_SIMD_arch, "neon");
|
AttrEmitter->EmitTextAttribute(ARMBuildAttrs::Advanced_SIMD_arch, "neon");
|
||||||
/* If emitted for NEON, omit from VFP below, since you can have both
|
/* If emitted for NEON, omit from VFP below, since you can have both
|
||||||
|
@ -2344,7 +2344,8 @@ bool ARMFastISel::ARMIsMemCpySmall(uint64_t Len) {
|
|||||||
return Len <= 16;
|
return Len <= 16;
|
||||||
}
|
}
|
||||||
|
|
||||||
bool ARMFastISel::ARMTryEmitSmallMemCpy(Address Dest, Address Src, uint64_t Len) {
|
bool ARMFastISel::ARMTryEmitSmallMemCpy(Address Dest, Address Src,
|
||||||
|
uint64_t Len) {
|
||||||
// Make sure we don't bloat code by inlining very large memcpy's.
|
// Make sure we don't bloat code by inlining very large memcpy's.
|
||||||
if (!ARMIsMemCpySmall(Len))
|
if (!ARMIsMemCpySmall(Len))
|
||||||
return false;
|
return false;
|
||||||
|
@ -5824,7 +5824,8 @@ EmitSjLjDispatchBlock(MachineInstr *MI, MachineBasicBlock *MBB) const {
|
|||||||
DenseMap<unsigned, SmallVector<MachineBasicBlock*, 2> > CallSiteNumToLPad;
|
DenseMap<unsigned, SmallVector<MachineBasicBlock*, 2> > CallSiteNumToLPad;
|
||||||
unsigned MaxCSNum = 0;
|
unsigned MaxCSNum = 0;
|
||||||
MachineModuleInfo &MMI = MF->getMMI();
|
MachineModuleInfo &MMI = MF->getMMI();
|
||||||
for (MachineFunction::iterator BB = MF->begin(), E = MF->end(); BB != E; ++BB) {
|
for (MachineFunction::iterator BB = MF->begin(), E = MF->end(); BB != E;
|
||||||
|
++BB) {
|
||||||
if (!BB->isLandingPad()) continue;
|
if (!BB->isLandingPad()) continue;
|
||||||
|
|
||||||
// FIXME: We should assert that the EH_LABEL is the first MI in the landing
|
// FIXME: We should assert that the EH_LABEL is the first MI in the landing
|
||||||
|
@ -194,7 +194,8 @@ bool ARMPassConfig::addPreEmitPass() {
|
|||||||
return true;
|
return true;
|
||||||
}
|
}
|
||||||
|
|
||||||
bool ARMBaseTargetMachine::addCodeEmitter(PassManagerBase &PM, JITCodeEmitter &JCE) {
|
bool ARMBaseTargetMachine::addCodeEmitter(PassManagerBase &PM,
|
||||||
|
JITCodeEmitter &JCE) {
|
||||||
// Machine code emitter pass for ARM.
|
// Machine code emitter pass for ARM.
|
||||||
PM.add(createARMJITCodeEmitterPass(*this, JCE));
|
PM.add(createARMJITCodeEmitterPass(*this, JCE));
|
||||||
return false;
|
return false;
|
||||||
|
@ -851,7 +851,7 @@ bool Thumb2SizeReduce::ReduceMBB(MachineBasicBlock &MBB) {
|
|||||||
// If this BB loops back to itself, conservatively avoid narrowing the
|
// If this BB loops back to itself, conservatively avoid narrowing the
|
||||||
// first instruction that does partial flag update.
|
// first instruction that does partial flag update.
|
||||||
bool IsSelfLoop = MBB.isSuccessor(&MBB);
|
bool IsSelfLoop = MBB.isSuccessor(&MBB);
|
||||||
MachineBasicBlock::instr_iterator MII = MBB.instr_begin(), E = MBB.instr_end();
|
MachineBasicBlock::instr_iterator MII = MBB.instr_begin(),E = MBB.instr_end();
|
||||||
MachineBasicBlock::instr_iterator NextMII;
|
MachineBasicBlock::instr_iterator NextMII;
|
||||||
for (; MII != E; MII = NextMII) {
|
for (; MII != E; MII = NextMII) {
|
||||||
NextMII = llvm::next(MII);
|
NextMII = llvm::next(MII);
|
||||||
|
Loading…
x
Reference in New Issue
Block a user