mirror of
https://github.com/RPCSX/llvm.git
synced 2025-01-14 16:40:42 +00:00
Update test to match output of optimize compares for ARM.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@110765 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
e1fadb1dc6
commit
d771041828
@ -24,8 +24,7 @@ define i32 @f2(i64 %x, i64 %y) {
|
||||
; CHECK: f2
|
||||
; CHECK: mov r0, r0, lsr r2
|
||||
; CHECK-NEXT: rsb r3, r2, #32
|
||||
; CHECK-NEXT: sub r2, r2, #32
|
||||
; CHECK-NEXT: cmp r2, #0
|
||||
; CHECK-NEXT: subs r2, r2, #32
|
||||
; CHECK-NEXT: orr r0, r0, r1, lsl r3
|
||||
; CHECK-NEXT: movge r0, r1, asr r2
|
||||
%a = ashr i64 %x, %y
|
||||
@ -37,8 +36,7 @@ define i32 @f3(i64 %x, i64 %y) {
|
||||
; CHECK: f3
|
||||
; CHECK: mov r0, r0, lsr r2
|
||||
; CHECK-NEXT: rsb r3, r2, #32
|
||||
; CHECK-NEXT: sub r2, r2, #32
|
||||
; CHECK-NEXT: cmp r2, #0
|
||||
; CHECK-NEXT: subs r2, r2, #32
|
||||
; CHECK-NEXT: orr r0, r0, r1, lsl r3
|
||||
; CHECK-NEXT: movge r0, r1, lsr r2
|
||||
%a = lshr i64 %x, %y
|
||||
|
Loading…
x
Reference in New Issue
Block a user