RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2024-12-11 21:57:55 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

[SystemZ] README: remove an implemented idea, add some new ones

Browse Source 
The note about conditional returns can now be removed, as they are
implemented. Let's also add 2 new ones in exchange.

Author: koriakin
Differential Revision: http://reviews.llvm.org/D18962



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@265944 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Ulrich Weigand 2016-04-11 14:38:47 +00:00
parent 4901036a89
commit db55668f49
1 changed files with 13 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
lib/Target/SystemZ/README.txt
View File

@ -43,11 +43,6 @@ We don't use the BRANCH ON INDEX instructions.
--
We might want to use BRANCH ON CONDITION for conditional indirect calls
and conditional returns.
--
We don't use the TEST DATA CLASS instructions.
--
@ -166,3 +161,16 @@ If needed, we can support 16-byte atomics using LPQ, STPQ and CSDG.
We might want to model all access registers and use them to spill
32-bit values.
--
We might want to use 'j .+2' as a trap instruction, like gcc does. It can
also be made conditional like the return instruction, allowing us to utilize
compare-and-trap and load-and-trap instructions.
--
We might want to use the 'overflow' condition of eg. AR to support
llvm.sadd.with.overflow.i32 and related instructions - the generated code
for signed overflow check is currently quite bad. This would improve
the results of using -ftrapv.