RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2024-11-28 14:10:41 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

R600/SI: Set bits on SMRD instructions

Browse Source 
Set mayStore = 0 and enable named operand table.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@214194 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Matt Arsenault 2014-07-29 18:51:54 +00:00
parent e2c33c3dd2
commit dbd003e582
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
lib/Target/R600/SIInstrFormats.td
View File

@ -185,6 +185,9 @@ class SMRD <bits<5> op, bits<1> imm, dag outs, dag ins, string asm,
let LGKM_CNT = 1;
let SMRD = 1;
let mayStore = 0;
let mayLoad = 1;
let UseNamedOperandTable = 1;
}
//===----------------------------------------------------------------------===//