mirror of
https://github.com/RPCSX/llvm.git
synced 2025-02-25 15:41:05 +00:00
[TargetInstrInfo] replace redundant expression in getMemOpBaseRegImmOfs
Summary: The expression for computing the return value of getMemOpBaseRegImmOfs has only one possible value. The other value would result in a return earlier in the function. This patch replaces the expression with its only possible value. Reviewers: sanjoy Subscribers: llvm-commits Differential Revision: https://reviews.llvm.org/D27437 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@290133 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
655737aec3
commit
eaf3712d06
@ -5969,8 +5969,7 @@ bool X86InstrInfo::getMemOpBaseRegImmOfs(MachineInstr &MemOp, unsigned &BaseReg,
|
||||
|
||||
Offset = DispMO.getImm();
|
||||
|
||||
return MemOp.getOperand(MemRefBegin + X86::AddrIndexReg).getReg() ==
|
||||
X86::NoRegister;
|
||||
return true;
|
||||
}
|
||||
|
||||
static unsigned getStoreRegOpcode(unsigned SrcReg,
|
||||
|
Loading…
x
Reference in New Issue
Block a user