RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2025-02-02 18:42:36 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Rename MachineOptInfo to TargetoptInfo

Browse Source 
Rename MachineCacheInfo to TargetCacheInfo


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@5203 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2002-12-29 02:50:35 +00:00
parent dde126207e
commit f27eeea54f
7 changed files with 22 additions and 23 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
include/llvm/Target/TargetCacheInfo.h
View File

@ -1,16 +1,16 @@
//===-- llvm/Target/MachineCacheInfo.h --------------------------*- C++ -*-===//
//===-- llvm/Target/TargetCacheInfo.h ---------------------------*- C++ -*-===//
//
// Describes properties of the target cache architecture.
//
//===----------------------------------------------------------------------===//
#ifndef LLVM_TARGET_MACHINECACHEINFO_H
#define LLVM_TARGET_MACHINECACHEINFO_H
#ifndef LLVM_TARGET_TARGETCACHEINFO_H
#define LLVM_TARGET_TARGETCACHEINFO_H
#include "Support/DataTypes.h"
class TargetMachine;
struct MachineCacheInfo : public NonCopyableV {
struct TargetCacheInfo : public NonCopyableV {
const TargetMachine ⌖
protected:
unsigned int numLevels;
@ -19,7 +19,7 @@ protected:
std::vector<unsigned short> cacheAssoc;
public:
MachineCacheInfo(const TargetMachine& tgt) : target(tgt) {
TargetCacheInfo(const TargetMachine& tgt) : target(tgt) {
Initialize();
}

8
include/llvm/Target/TargetMachine.h
View File

@ -15,8 +15,8 @@ class MachineInstrDescriptor;
class MachineSchedInfo;
class MachineRegInfo;
class TargetFrameInfo;
class MachineCacheInfo;
class MachineOptInfo;
class TargetCacheInfo;
class TargetOptInfo;
class MachineCodeEmitter;
class MRegisterInfo;
class PassManager;
@ -60,8 +60,8 @@ public:
virtual const MachineSchedInfo& getSchedInfo() const = 0;
virtual const MachineRegInfo& getRegInfo() const = 0;
virtual const TargetFrameInfo& getFrameInfo() const = 0;
virtual const MachineCacheInfo& getCacheInfo() const = 0;
virtual const MachineOptInfo& getOptInfo() const = 0;
virtual const TargetCacheInfo& getCacheInfo() const = 0;
virtual const TargetOptInfo& getOptInfo() const = 0;
const TargetData &getTargetData() const { return DataLayout; }
/// getRegisterInfo - If register information is available, return it. If

11
include/llvm/Target/TargetOptInfo.h
View File

@ -1,20 +1,19 @@
//===-- llvm/Target/MachineOptInfo.h -----------------------------*- C++ -*-==//
//===-- llvm/Target/TargetOptInfo.h ------------------------------*- C++ -*-==//
//
// Describes properties of the target cache architecture.
//
//===----------------------------------------------------------------------===//
#ifndef LLVM_TARGET_MACHINEOPTINFO_H
#define LLVM_TARGET_MACHINEOPTINFO_H
#ifndef LLVM_TARGET_TARGETOPTINFO_H
#define LLVM_TARGET_TARGETOPTINFO_H
#include "Support/DataTypes.h"
class TargetMachine;
struct MachineOptInfo : public NonCopyableV {
struct TargetOptInfo : public NonCopyableV {
const TargetMachine &target;
public:
MachineOptInfo(const TargetMachine& tgt): target(tgt) { }
TargetOptInfo(const TargetMachine& tgt): target(tgt) { }
virtual bool IsUselessCopy (const MachineInstr* MI) const = 0;
};

2
lib/CodeGen/MachineFunction.cpp
View File

@ -14,7 +14,7 @@
#include "llvm/CodeGen/MachineFrameInfo.h"
#include "llvm/Target/TargetMachine.h"
#include "llvm/Target/TargetFrameInfo.h"
#include "llvm/Target/MachineCacheInfo.h"
#include "llvm/Target/TargetCacheInfo.h"
#include "llvm/Function.h"
#include "llvm/iOther.h"
#include "llvm/Pass.h"

2
lib/Target/SparcV9/SparcV9PeepholeOpts.cpp
View File

@ -10,7 +10,7 @@
#include "llvm/CodeGen/MachineInstr.h"
#include "llvm/Target/TargetMachine.h"
#include "llvm/Target/MachineInstrInfo.h"
#include "llvm/Target/MachineOptInfo.h"
#include "llvm/Target/TargetOptInfo.h"
#include "llvm/BasicBlock.h"
#include "llvm/Pass.h"

8
lib/Target/TargetMachine.cpp
View File

@ -1,12 +1,12 @@
//===-- TargetMachine.cpp - General Target Information ---------------------==//
//
// This file describes the general parts of a Target machine.
// This file also implements MachineCacheInfo.
// This file also implements TargetCacheInfo.
//
//===----------------------------------------------------------------------===//
#include "llvm/Target/TargetMachine.h"
#include "llvm/Target/MachineCacheInfo.h"
#include "llvm/Target/TargetCacheInfo.h"
#include "llvm/Type.h"
//---------------------------------------------------------------------------
@ -36,13 +36,13 @@ unsigned TargetMachine::findOptimalStorageSize(const Type *Ty) const {
//---------------------------------------------------------------------------
// class MachineCacheInfo
// class TargetCacheInfo
//
// Purpose:
// Describes properties of the target cache architecture.
//---------------------------------------------------------------------------
void MachineCacheInfo::Initialize() {
void TargetCacheInfo::Initialize() {
numLevels = 2;
cacheLineSizes.push_back(16); cacheLineSizes.push_back(32);
cacheSizes.push_back(1 << 15); cacheSizes.push_back(1 << 20);

4
lib/Target/X86/X86TargetMachine.h
View File

@ -25,8 +25,8 @@ public:
virtual const MachineSchedInfo &getSchedInfo() const { abort(); }
virtual const MachineRegInfo &getRegInfo() const { abort(); }
virtual const MachineCacheInfo &getCacheInfo() const { abort(); }
virtual const MachineOptInfo &getOptInfo() const { abort(); }
virtual const TargetCacheInfo &getCacheInfo() const { abort(); }
virtual const TargetOptInfo &getOptInfo() const { abort(); }
/// addPassesToJITCompile - Add passes to the specified pass manager to
/// implement a fast dynamic compiler for this target. Return true if this is