mirror of
https://github.com/RPCSX/llvm.git
synced 2024-12-05 02:16:46 +00:00
Disable the pattern isel
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@15787 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
6a1e0e6c7b
commit
f60b91cbe3
@ -15,8 +15,7 @@ TARGET = X86
|
||||
# Make sure that tblgen is run, first thing.
|
||||
$(SourceDepend): X86GenRegisterInfo.h.inc X86GenRegisterNames.inc \
|
||||
X86GenRegisterInfo.inc X86GenInstrNames.inc \
|
||||
X86GenInstrInfo.inc X86GenAsmWriter.inc \
|
||||
X86GenInstrSelector.inc
|
||||
X86GenInstrInfo.inc X86GenAsmWriter.inc
|
||||
|
||||
TDFILES = $(SourceDir)/$(TARGET).td $(wildcard $(SourceDir)/*.td) \
|
||||
$(SourceDir)/../Target.td
|
||||
@ -45,9 +44,9 @@ $(TARGET)GenAsmWriter.inc:: $(TDFILES) $(TBLGEN)
|
||||
@echo "Building $(TARGET).td assembly writer with tblgen"
|
||||
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-asm-writer -o $@
|
||||
|
||||
$(TARGET)GenInstrSelector.inc:: $(TDFILES) $(TBLGEN)
|
||||
@echo "Building $(TARGET).td instruction selector with tblgen"
|
||||
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-instr-selector -o $@
|
||||
#$(TARGET)GenInstrSelector.inc:: $(TDFILES) $(TBLGEN)
|
||||
# @echo "Building $(TARGET).td instruction selector with tblgen"
|
||||
# $(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-instr-selector -o $@
|
||||
|
||||
clean::
|
||||
$(VERB) rm -f *.inc
|
||||
|
@ -29,12 +29,6 @@ class IntrinsicLowering;
|
||||
///
|
||||
FunctionPass *createX86SimpleInstructionSelector(TargetMachine &TM);
|
||||
|
||||
/// createX86PatternInstructionSelector - This pass converts an LLVM function
|
||||
/// into a machine code representation using pattern matching and a machine
|
||||
/// description file.
|
||||
///
|
||||
FunctionPass *createX86PatternInstructionSelector(TargetMachine &TM);
|
||||
|
||||
/// createX86SSAPeepholeOptimizerPass - Create a pass to perform SSA-based X86
|
||||
/// specific peephole optimizations.
|
||||
///
|
||||
|
@ -14,6 +14,11 @@
|
||||
//
|
||||
//===----------------------------------------------------------------------===//
|
||||
|
||||
/// NOTE: This whole selector is completely disabled. This is only retained
|
||||
/// for historical interest and future work. It will probably change
|
||||
/// substantially in the future.
|
||||
#if 0
|
||||
|
||||
#include "X86.h"
|
||||
#include "llvm/Pass.h"
|
||||
#include "llvm/Function.h"
|
||||
@ -122,3 +127,5 @@ void ISel::expandCall(SelectionDAG &SD, CallInst &CI) {
|
||||
FunctionPass *llvm::createX86PatternInstructionSelector(TargetMachine &TM) {
|
||||
return new ISel(TM);
|
||||
}
|
||||
|
||||
#endif
|
||||
|
@ -26,12 +26,6 @@
|
||||
using namespace llvm;
|
||||
|
||||
namespace {
|
||||
#if 0 // FIXME: This will be used in the future.
|
||||
cl::opt<bool> NoPatternISel("disable-pattern-isel", cl::init(true),
|
||||
cl::desc("Use the 'simple' X86 instruction selector"));
|
||||
#else
|
||||
static const bool NoPatternISel = true;
|
||||
#endif
|
||||
cl::opt<bool> NoSSAPeephole("disable-ssa-peephole", cl::init(true),
|
||||
cl::desc("Disable the ssa-based peephole optimizer "
|
||||
"(defaults to disabled)"));
|
||||
@ -87,10 +81,7 @@ bool X86TargetMachine::addPassesToEmitAssembly(PassManager &PM,
|
||||
// Make sure that no unreachable blocks are instruction selected.
|
||||
PM.add(createUnreachableBlockEliminationPass());
|
||||
|
||||
if (NoPatternISel)
|
||||
PM.add(createX86SimpleInstructionSelector(*this));
|
||||
else
|
||||
PM.add(createX86PatternInstructionSelector(*this));
|
||||
PM.add(createX86SimpleInstructionSelector(*this));
|
||||
|
||||
// Run optional SSA-based machine code optimizations next...
|
||||
if (!NoSSAPeephole)
|
||||
@ -145,10 +136,7 @@ void X86JITInfo::addPassesToJITCompile(FunctionPassManager &PM) {
|
||||
// Make sure that no unreachable blocks are instruction selected.
|
||||
PM.add(createUnreachableBlockEliminationPass());
|
||||
|
||||
if (NoPatternISel)
|
||||
PM.add(createX86SimpleInstructionSelector(TM));
|
||||
else
|
||||
PM.add(createX86PatternInstructionSelector(TM));
|
||||
PM.add(createX86SimpleInstructionSelector(TM));
|
||||
|
||||
// Run optional SSA-based machine code optimizations next...
|
||||
if (!NoSSAPeephole)
|
||||
|
Loading…
Reference in New Issue
Block a user