RPCSX/llvm - llvm - Gitea: Git with a cup of tea

RPCSX/llvm

Fork 0

mirror of https://github.com/RPCSX/llvm.git synced 2024-12-03 17:31:50 +00:00

Commit Graph

Author	SHA1	Message	Date
Jakob Stoklund Olesen	52c61ec164	When using ADDri to get the address of a stack object, 255 is a conservative limit on the offset that can be materialized without using the register scavenger. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@106312 91177308-0d34-0410-b5e6-96231b3b80d8	2010-06-18 20:59:25 +00:00
Jakob Stoklund Olesen	0d8ba3303b	Treat the ARM inline asm {cc} constraint as a physreg (%CPSR), just like X86 does for {flags}. If we create virtual registers of the CCR class, RegAllocFast may try to spill them, and we can't do that. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@106289 91177308-0d34-0410-b5e6-96231b3b80d8	2010-06-18 16:49:33 +00:00

Author

SHA1

Message

Date

Jakob Stoklund Olesen

52c61ec164

When using ADDri to get the address of a stack object, 255 is a conservative

limit on the offset that can be materialized without using the register
scavenger.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@106312 91177308-0d34-0410-b5e6-96231b3b80d8

2010-06-18 20:59:25 +00:00

Jakob Stoklund Olesen

0d8ba3303b

Treat the ARM inline asm {cc} constraint as a physreg (%CPSR), just like X86

does for {flags}. If we create virtual registers of the CCR class, RegAllocFast
may try to spill them, and we can't do that.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@106289 91177308-0d34-0410-b5e6-96231b3b80d8

2010-06-18 16:49:33 +00:00

2 Commits