llvm/test/CodeGen/X86/fold-load-vec.ll
Manman Ren f365d3984e X86: do not fold load instructions such as [V]MOVS[S|D] to other instructions
when the destination register is wider than the memory load.

These load instructions load from m32 or m64 and set the upper bits to zero,
while the folded instructions may accept m128.

rdar://12721174


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@168710 91177308-0d34-0410-b5e6-96231b3b80d8
2012-11-27 18:09:26 +00:00

40 lines
1.6 KiB
LLVM

; RUN: llc < %s -march=x86-64 -mcpu=corei7 -mattr=+sse41 | FileCheck %s
; rdar://12721174
; We should not fold movss into pshufd since pshufd expects m128 while movss
; loads from m32.
define void @sample_test(<4 x float>* %source, <2 x float>* %dest) nounwind {
; CHECK: sample_test
; CHECK: movss
; CHECK: pshufd
entry:
%source.addr = alloca <4 x float>*, align 8
%dest.addr = alloca <2 x float>*, align 8
%tmp = alloca <2 x float>, align 8
store <4 x float>* %source, <4 x float>** %source.addr, align 8
store <2 x float>* %dest, <2 x float>** %dest.addr, align 8
store <2 x float> zeroinitializer, <2 x float>* %tmp, align 8
%0 = load <4 x float>** %source.addr, align 8
%arrayidx = getelementptr inbounds <4 x float>* %0, i64 0
%1 = load <4 x float>* %arrayidx, align 16
%2 = extractelement <4 x float> %1, i32 0
%3 = load <2 x float>* %tmp, align 8
%4 = insertelement <2 x float> %3, float %2, i32 1
store <2 x float> %4, <2 x float>* %tmp, align 8
%5 = load <2 x float>* %tmp, align 8
%6 = load <2 x float>** %dest.addr, align 8
%arrayidx1 = getelementptr inbounds <2 x float>* %6, i64 0
store <2 x float> %5, <2 x float>* %arrayidx1, align 8
%7 = load <2 x float>** %dest.addr, align 8
%arrayidx2 = getelementptr inbounds <2 x float>* %7, i64 0
%8 = load <2 x float>* %arrayidx2, align 8
%vecext = extractelement <2 x float> %8, i32 0
%9 = load <2 x float>** %dest.addr, align 8
%arrayidx3 = getelementptr inbounds <2 x float>* %9, i64 0
%10 = load <2 x float>* %arrayidx3, align 8
%vecext4 = extractelement <2 x float> %10, i32 1
call void @ext(float %vecext, float %vecext4)
ret void
}
declare void @ext(float, float)