mirror of
https://github.com/RPCSX/llvm.git
synced 2024-11-28 14:10:41 +00:00
8eaed0f63d
This matches the format produced by the AMD proprietary driver.
//==================================================================//
// Shell script for converting .ll test cases: (Pass the .ll files
you want to convert to this script as arguments).
//==================================================================//
; This was necessary on my system so that A-Z in sed would match only
; upper case. I'm not sure why.
export LC_ALL='C'
TEST_FILES="$*"
MATCHES=`grep -v Patterns SIInstructions.td | grep -o '"[A-Z0-9_]\+["e]' | grep -o '[A-Z0-9_]\+' | sort -r`
for f in $TEST_FILES; do
# Check that there are SI tests:
grep -q -e 'verde' -e 'bonaire' -e 'SI' -e 'tahiti' $f
if [ $? -eq 0 ]; then
for match in $MATCHES; do
sed -i -e "s/\([ :]$match\)/\L\1/" $f
done
# Try to get check lines with partial instruction names
sed -i 's/\(;[ ]*SI[A-Z\\-]*: \)\([A-Z_0-9]\+\)/\1\L\2/' $f
fi
done
sed -i -e 's/bb0_1/BB0_1/g' ../../../test/CodeGen/R600/infinite-loop.ll
sed -i -e 's/SI-NOT: bfe/SI-NOT: {{[^@]}}bfe/g'../../../test/CodeGen/R600/llvm.AMDGPU.bfe.*32.ll ../../../test/CodeGen/R600/sext-in-reg.ll
sed -i -e 's/exp_IEEE/EXP_IEEE/g' ../../../test/CodeGen/R600/llvm.exp2.ll
sed -i -e 's/numVgprs/NumVgprs/g' ../../../test/CodeGen/R600/register-count-comments.ll
sed -i 's/\(; CHECK[-NOT]*: \)\([A-Z_0-9]\+\)/\1\L\2/' ../../../test/CodeGen/R600/select64.ll ../../../test/CodeGen/R600/sgpr-copy.ll
//==================================================================//
// Shell script for converting .td files (run this last)
//==================================================================//
export LC_ALL='C'
sed -i -e '/Patterns/!s/\("[A-Z0-9_]\+[ "e]\)/\L\1/g' SIInstructions.td
sed -i -e 's/"EXP/"exp/g' SIInstrInfo.td
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@221350 91177308-0d34-0410-b5e6-96231b3b80d8
80 lines
2.7 KiB
LLVM
80 lines
2.7 KiB
LLVM
; RUN: llc < %s -march=r600 -mcpu=tahiti -verify-machineinstrs | FileCheck %s
|
|
|
|
; CHECK: {{^}}flt_f64:
|
|
; CHECK: v_cmp_lt_f64_e64 {{s[[0-9]+:[0-9]+], v[[0-9]+:[0-9]+], v[[0-9]+:[0-9]+]}}
|
|
|
|
define void @flt_f64(double addrspace(1)* %out, double addrspace(1)* %in1,
|
|
double addrspace(1)* %in2) {
|
|
%r0 = load double addrspace(1)* %in1
|
|
%r1 = load double addrspace(1)* %in2
|
|
%r2 = fcmp ult double %r0, %r1
|
|
%r3 = select i1 %r2, double %r0, double %r1
|
|
store double %r3, double addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK: {{^}}fle_f64:
|
|
; CHECK: v_cmp_le_f64_e64 {{s[[0-9]+:[0-9]+], v[[0-9]+:[0-9]+], v[[0-9]+:[0-9]+]}}
|
|
|
|
define void @fle_f64(double addrspace(1)* %out, double addrspace(1)* %in1,
|
|
double addrspace(1)* %in2) {
|
|
%r0 = load double addrspace(1)* %in1
|
|
%r1 = load double addrspace(1)* %in2
|
|
%r2 = fcmp ule double %r0, %r1
|
|
%r3 = select i1 %r2, double %r0, double %r1
|
|
store double %r3, double addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK: {{^}}fgt_f64:
|
|
; CHECK: v_cmp_gt_f64_e64 {{s[[0-9]+:[0-9]+], v[[0-9]+:[0-9]+], v[[0-9]+:[0-9]+]}}
|
|
|
|
define void @fgt_f64(double addrspace(1)* %out, double addrspace(1)* %in1,
|
|
double addrspace(1)* %in2) {
|
|
%r0 = load double addrspace(1)* %in1
|
|
%r1 = load double addrspace(1)* %in2
|
|
%r2 = fcmp ugt double %r0, %r1
|
|
%r3 = select i1 %r2, double %r0, double %r1
|
|
store double %r3, double addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK: {{^}}fge_f64:
|
|
; CHECK: v_cmp_ge_f64_e64 {{s[[0-9]+:[0-9]+], v[[0-9]+:[0-9]+], v[[0-9]+:[0-9]+]}}
|
|
|
|
define void @fge_f64(double addrspace(1)* %out, double addrspace(1)* %in1,
|
|
double addrspace(1)* %in2) {
|
|
%r0 = load double addrspace(1)* %in1
|
|
%r1 = load double addrspace(1)* %in2
|
|
%r2 = fcmp uge double %r0, %r1
|
|
%r3 = select i1 %r2, double %r0, double %r1
|
|
store double %r3, double addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK: {{^}}fne_f64:
|
|
; CHECK: v_cmp_neq_f64_e32 vcc, {{v[[0-9]+:[0-9]+], v[[0-9]+:[0-9]+]}}
|
|
|
|
define void @fne_f64(double addrspace(1)* %out, double addrspace(1)* %in1,
|
|
double addrspace(1)* %in2) {
|
|
%r0 = load double addrspace(1)* %in1
|
|
%r1 = load double addrspace(1)* %in2
|
|
%r2 = fcmp une double %r0, %r1
|
|
%r3 = select i1 %r2, double %r0, double %r1
|
|
store double %r3, double addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK: {{^}}feq_f64:
|
|
; CHECK: v_cmp_eq_f64_e64 {{s[[0-9]+:[0-9]+], v[[0-9]+:[0-9]+], v[[0-9]+:[0-9]+]}}
|
|
|
|
define void @feq_f64(double addrspace(1)* %out, double addrspace(1)* %in1,
|
|
double addrspace(1)* %in2) {
|
|
%r0 = load double addrspace(1)* %in1
|
|
%r1 = load double addrspace(1)* %in2
|
|
%r2 = fcmp ueq double %r0, %r1
|
|
%r3 = select i1 %r2, double %r0, double %r1
|
|
store double %r3, double addrspace(1)* %out
|
|
ret void
|
|
}
|