mirror of
https://github.com/RPCSX/llvm.git
synced 2024-12-15 07:59:50 +00:00
7c9c6ed761
Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
35 lines
841 B
LLVM
35 lines
841 B
LLVM
; RUN: llc < %s -mtriple=armv5te | FileCheck %s --check-prefix=V5
|
|
; RUN: llc < %s -mtriple=armv6 | FileCheck %s --check-prefix=V6
|
|
; RUN: llc < %s -mtriple=armv6t2 | FileCheck %s --check-prefix=V6T2
|
|
; RUN: llc < %s -mtriple=armv7 | FileCheck %s --check-prefix=V7
|
|
; PR18364
|
|
|
|
define i64 @f() #0 {
|
|
entry:
|
|
; V5-NOT: movw
|
|
; V6-NOT: movw
|
|
; V6T2: movw
|
|
; V7: movw
|
|
%y = alloca i64, align 8
|
|
%z = alloca i64, align 8
|
|
store i64 1, i64* %y, align 8
|
|
store i64 11579764786944, i64* %z, align 8
|
|
%0 = load i64, i64* %y, align 8
|
|
%1 = load i64, i64* %z, align 8
|
|
%sub = sub i64 %0, %1
|
|
ret i64 %sub
|
|
}
|
|
|
|
define i64 @g(i64 %a, i32 %b) #0 {
|
|
entry:
|
|
; V5-NOT: movw
|
|
; V6-NOT: movw
|
|
; V6T2: movw
|
|
; V7: movw
|
|
%0 = mul i64 %a, 86400000
|
|
%mul = add i64 %0, -210866803200000
|
|
%conv = sext i32 %b to i64
|
|
%add = add nsw i64 %mul, %conv
|
|
ret i64 %add
|
|
}
|