mirror of
https://github.com/RPCSX/llvm.git
synced 2024-11-29 06:30:39 +00:00
6b3f6a744a
This reverts commit 98ce62780e.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@187526 91177308-0d34-0410-b5e6-96231b3b80d8
77 lines
3.2 KiB
LLVM
77 lines
3.2 KiB
LLVM
;RUN: llc < %s -march=r600 -mcpu=redwood | FileCheck --check-prefix=EG-CHECK %s
|
|
;RUN: llc < %s -march=r600 -mcpu=SI | FileCheck --check-prefix=SI-CHECK %s
|
|
|
|
;EG-CHECK: @test_select_v2i32
|
|
;EG-CHECK: CNDE_INT {{\*? *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
;EG-CHECK: CNDE_INT {{\*? *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
|
|
;SI-CHECK: @test_select_v2i32
|
|
;SI-CHECK: V_CNDMASK_B32_e64
|
|
;SI-CHECK: V_CNDMASK_B32_e64
|
|
|
|
define void @test_select_v2i32(<2 x i32> addrspace(1)* %out, <2 x i32> addrspace(1)* %in0, <2 x i32> addrspace(1)* %in1) {
|
|
entry:
|
|
%0 = load <2 x i32> addrspace(1)* %in0
|
|
%1 = load <2 x i32> addrspace(1)* %in1
|
|
%cmp = icmp ne <2 x i32> %0, %1
|
|
%result = select <2 x i1> %cmp, <2 x i32> %0, <2 x i32> %1
|
|
store <2 x i32> %result, <2 x i32> addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
;EG-CHECK: @test_select_v2f32
|
|
;EG-CHECK: CNDE_INT {{\*? *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
;EG-CHECK: CNDE_INT {{\*? *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
|
|
;SI-CHECK: @test_select_v2f32
|
|
;SI-CHECK: V_CNDMASK_B32_e64
|
|
;SI-CHECK: V_CNDMASK_B32_e64
|
|
|
|
define void @test_select_v2f32(<2 x float> addrspace(1)* %out, <2 x float> addrspace(1)* %in0, <2 x float> addrspace(1)* %in1) {
|
|
entry:
|
|
%0 = load <2 x float> addrspace(1)* %in0
|
|
%1 = load <2 x float> addrspace(1)* %in1
|
|
%cmp = fcmp one <2 x float> %0, %1
|
|
%result = select <2 x i1> %cmp, <2 x float> %0, <2 x float> %1
|
|
store <2 x float> %result, <2 x float> addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
;EG-CHECK: @test_select_v4i32
|
|
;EG-CHECK: CNDE_INT {{\*? *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
;EG-CHECK: CNDE_INT {{\*? *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
;EG-CHECK: CNDE_INT {{\*? *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
;EG-CHECK: CNDE_INT {{\*? *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
|
|
;SI-CHECK: @test_select_v4i32
|
|
;SI-CHECK: V_CNDMASK_B32_e64
|
|
;SI-CHECK: V_CNDMASK_B32_e64
|
|
;SI-CHECK: V_CNDMASK_B32_e64
|
|
;SI-CHECK: V_CNDMASK_B32_e64
|
|
|
|
define void @test_select_v4i32(<4 x i32> addrspace(1)* %out, <4 x i32> addrspace(1)* %in0, <4 x i32> addrspace(1)* %in1) {
|
|
entry:
|
|
%0 = load <4 x i32> addrspace(1)* %in0
|
|
%1 = load <4 x i32> addrspace(1)* %in1
|
|
%cmp = icmp ne <4 x i32> %0, %1
|
|
%result = select <4 x i1> %cmp, <4 x i32> %0, <4 x i32> %1
|
|
store <4 x i32> %result, <4 x i32> addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
;EG-CHECK: @test_select_v4f32
|
|
;EG-CHECK: CNDE_INT {{\*? *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
;EG-CHECK: CNDE_INT {{\*? *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
;EG-CHECK: CNDE_INT {{\*? *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
;EG-CHECK: CNDE_INT {{\*? *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
|
|
define void @test_select_v4f32(<4 x float> addrspace(1)* %out, <4 x float> addrspace(1)* %in0, <4 x float> addrspace(1)* %in1) {
|
|
entry:
|
|
%0 = load <4 x float> addrspace(1)* %in0
|
|
%1 = load <4 x float> addrspace(1)* %in1
|
|
%cmp = fcmp one <4 x float> %0, %1
|
|
%result = select <4 x i1> %cmp, <4 x float> %0, <4 x float> %1
|
|
store <4 x float> %result, <4 x float> addrspace(1)* %out
|
|
ret void
|
|
}
|