mirror of
https://github.com/RPCSX/llvm.git
synced 2024-12-15 16:09:02 +00:00
7360116048
the last invoke instruction in the function. This also removes the last landing pad in an function. This is fine, but with SjLj EH code, we've already placed a bunch of code in the 'entry' block, which expects the landing pad to stick around. When we get to the situation where CGP has removed the last landing pad, go ahead and nuke the SjLj instructions from the 'entry' block. <rdar://problem/12721258> git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@168930 91177308-0d34-0410-b5e6-96231b3b80d8
95 lines
2.9 KiB
LLVM
95 lines
2.9 KiB
LLVM
; RUN: llc < %s -mtriple=thumbv7-apple-darwin10 -verify-arm-pseudo-expand
|
|
|
|
; <rdar://problem/8529919>
|
|
%struct.foo = type { i32, i32 }
|
|
|
|
define void @func() nounwind {
|
|
entry:
|
|
%tmp = load i32* undef, align 4
|
|
br label %bb1
|
|
|
|
bb1:
|
|
%tmp1 = and i32 %tmp, 16
|
|
%tmp2 = icmp eq i32 %tmp1, 0
|
|
%invok.1.i = select i1 %tmp2, i32 undef, i32 0
|
|
%tmp119 = add i32 %invok.1.i, 0
|
|
br i1 undef, label %bb2, label %exit
|
|
|
|
bb2:
|
|
%tmp120 = add i32 %tmp119, 0
|
|
%scevgep810.i = getelementptr %struct.foo* null, i32 %tmp120, i32 1
|
|
store i32 undef, i32* %scevgep810.i, align 4
|
|
br i1 undef, label %bb2, label %bb3
|
|
|
|
bb3:
|
|
br i1 %tmp2, label %bb2, label %bb2
|
|
|
|
exit:
|
|
ret void
|
|
}
|
|
|
|
; PR10520 - REG_SEQUENCE with implicit-def operands.
|
|
define arm_aapcs_vfpcc void @foo() nounwind align 2 {
|
|
bb:
|
|
%tmp = shufflevector <2 x i64> undef, <2 x i64> undef, <1 x i32> <i32 1>
|
|
%tmp8 = bitcast <1 x i64> %tmp to <2 x float>
|
|
%tmp9 = shufflevector <2 x float> %tmp8, <2 x float> %tmp8, <4 x i32> <i32 1, i32 1, i32 1, i32 1>
|
|
%tmp10 = fmul <4 x float> undef, %tmp9
|
|
%tmp11 = fadd <4 x float> %tmp10, undef
|
|
%tmp12 = fadd <4 x float> undef, %tmp11
|
|
%tmp13 = bitcast <4 x float> %tmp12 to i128
|
|
%tmp14 = bitcast i128 %tmp13 to <4 x float>
|
|
%tmp15 = bitcast <4 x float> %tmp14 to i128
|
|
%tmp16 = bitcast i128 %tmp15 to <4 x float>
|
|
%tmp17 = bitcast <4 x float> %tmp16 to i128
|
|
%tmp18 = bitcast i128 %tmp17 to <4 x float>
|
|
%tmp19 = bitcast <4 x float> %tmp18 to i128
|
|
%tmp20 = bitcast i128 %tmp19 to <4 x float>
|
|
store <4 x float> %tmp20, <4 x float>* undef, align 16
|
|
ret void
|
|
}
|
|
|
|
; PR10520, second bug. NEONMoveFixPass needs to preserve implicit operands.
|
|
define arm_aapcs_vfpcc void @pr10520_2() nounwind align 2 {
|
|
bb:
|
|
%tmp76 = shufflevector <2 x i64> zeroinitializer, <2 x i64> zeroinitializer, <1 x i32> <i32 1>
|
|
%tmp77 = bitcast <1 x i64> %tmp76 to <2 x float>
|
|
%tmp78 = shufflevector <2 x float> %tmp77, <2 x float> %tmp77, <4 x i32> zeroinitializer
|
|
%tmp81 = fmul <4 x float> undef, %tmp78
|
|
%tmp82 = fadd <4 x float> %tmp81, undef
|
|
%tmp85 = fadd <4 x float> %tmp82, undef
|
|
%tmp86 = bitcast <4 x float> %tmp85 to i128
|
|
%tmp136 = bitcast i128 %tmp86 to <4 x float>
|
|
%tmp137 = bitcast <4 x float> %tmp136 to i128
|
|
%tmp138 = bitcast i128 %tmp137 to <4 x float>
|
|
%tmp139 = bitcast <4 x float> %tmp138 to i128
|
|
%tmp152 = bitcast i128 %tmp139 to <4 x float>
|
|
%tmp153 = bitcast <4 x float> %tmp152 to i128
|
|
%tmp154 = bitcast i128 %tmp153 to <4 x float>
|
|
store <4 x float> %tmp154, <4 x float>* undef, align 16
|
|
ret void
|
|
}
|
|
|
|
; <rdar://problem/12721258>
|
|
%A = type { %B }
|
|
%B = type { i32 }
|
|
|
|
define void @_Z3Foov() ssp {
|
|
entry:
|
|
br i1 true, label %exit, label %false
|
|
|
|
false:
|
|
invoke void undef(%A* undef)
|
|
to label %exit unwind label %lpad
|
|
|
|
lpad:
|
|
%0 = landingpad { i8*, i32 } personality i8* bitcast (i32 (...)* @__gxx_personality_sj0 to i8*)
|
|
catch i8* null
|
|
unreachable
|
|
|
|
exit:
|
|
ret void
|
|
}
|
|
|
|
declare i32 @__gxx_personality_sj0(...)
|