mirror of
https://github.com/RPCSX/llvm.git
synced 2024-12-15 16:09:02 +00:00
277068fe40
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@168658 91177308-0d34-0410-b5e6-96231b3b80d8
78 lines
1.8 KiB
LLVM
78 lines
1.8 KiB
LLVM
; RUN: llc < %s -O0 -fast-isel-abort -relocation-model=dynamic-no-pic -mtriple=armv7-apple-ios | FileCheck %s --check-prefix=ARM
|
|
; RUN: llc < %s -O0 -fast-isel-abort -relocation-model=dynamic-no-pic -mtriple=thumbv7-apple-ios | FileCheck %s --check-prefix=THUMB
|
|
|
|
define i32 @icmp_i16_signed(i16 %a, i16 %b) nounwind {
|
|
entry:
|
|
; ARM: icmp_i16_signed
|
|
; ARM: sxth r0, r0
|
|
; ARM: sxth r1, r1
|
|
; ARM: cmp r0, r1
|
|
; THUMB: icmp_i16_signed
|
|
; THUMB: sxth r0, r0
|
|
; THUMB: sxth r1, r1
|
|
; THUMB: cmp r0, r1
|
|
%cmp = icmp slt i16 %a, %b
|
|
%conv2 = zext i1 %cmp to i32
|
|
ret i32 %conv2
|
|
}
|
|
|
|
define i32 @icmp_i16_unsigned(i16 %a, i16 %b) nounwind {
|
|
entry:
|
|
; ARM: icmp_i16_unsigned
|
|
; ARM: uxth r0, r0
|
|
; ARM: uxth r1, r1
|
|
; ARM: cmp r0, r1
|
|
; THUMB: icmp_i16_unsigned
|
|
; THUMB: uxth r0, r0
|
|
; THUMB: uxth r1, r1
|
|
; THUMB: cmp r0, r1
|
|
%cmp = icmp ult i16 %a, %b
|
|
%conv2 = zext i1 %cmp to i32
|
|
ret i32 %conv2
|
|
}
|
|
|
|
define i32 @icmp_i8_signed(i8 %a, i8 %b) nounwind {
|
|
entry:
|
|
; ARM: icmp_i8_signed
|
|
; ARM: sxtb r0, r0
|
|
; ARM: sxtb r1, r1
|
|
; ARM: cmp r0, r1
|
|
; THUMB: icmp_i8_signed
|
|
; THUMB: sxtb r0, r0
|
|
; THUMB: sxtb r1, r1
|
|
; THUMB: cmp r0, r1
|
|
%cmp = icmp sgt i8 %a, %b
|
|
%conv2 = zext i1 %cmp to i32
|
|
ret i32 %conv2
|
|
}
|
|
|
|
define i32 @icmp_i8_unsigned(i8 %a, i8 %b) nounwind {
|
|
entry:
|
|
; ARM: icmp_i8_unsigned
|
|
; ARM: uxtb r0, r0
|
|
; ARM: uxtb r1, r1
|
|
; ARM: cmp r0, r1
|
|
; THUMB: icmp_i8_unsigned
|
|
; THUMB: uxtb r0, r0
|
|
; THUMB: uxtb r1, r1
|
|
; THUMB: cmp r0, r1
|
|
%cmp = icmp ugt i8 %a, %b
|
|
%conv2 = zext i1 %cmp to i32
|
|
ret i32 %conv2
|
|
}
|
|
|
|
define i32 @icmp_i1_unsigned(i1 %a, i1 %b) nounwind {
|
|
entry:
|
|
; ARM: icmp_i1_unsigned
|
|
; ARM: and r0, r0, #1
|
|
; ARM: and r1, r1, #1
|
|
; ARM: cmp r0, r1
|
|
; THUMB: icmp_i1_unsigned
|
|
; THUMB: and r0, r0, #1
|
|
; THUMB: and r1, r1, #1
|
|
; THUMB: cmp r0, r1
|
|
%cmp = icmp ult i1 %a, %b
|
|
%conv2 = zext i1 %cmp to i32
|
|
ret i32 %conv2
|
|
}
|