mirror of
https://github.com/RPCSX/llvm.git
synced 2024-12-13 14:46:53 +00:00
29f94c7201
This commit starts with a "git mv ARM64 AArch64" and continues out from there, renaming the C++ classes, intrinsics, and other target-local objects for consistency. "ARM64" test directories are also moved, and tests that began their life in ARM64 use an arm64 triple, those from AArch64 use an aarch64 triple. Both should be equivalent though. This finishes the AArch64 merge, and everyone should feel free to continue committing as normal now. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@209577 91177308-0d34-0410-b5e6-96231b3b80d8
25 lines
892 B
ArmAsm
25 lines
892 B
ArmAsm
// RUN: not llvm-mc -triple arm64 -show-encoding < %s 2>%t | FileCheck %s
|
|
// RUN: FileCheck --check-prefix=CHECK-ERRORS < %t %s
|
|
|
|
msr SPSel, #0
|
|
msr SPSel, x0
|
|
msr DAIFSet, #0
|
|
msr ESR_EL1, x0
|
|
mrs x0, SPSel
|
|
mrs x0, ESR_EL1
|
|
|
|
// CHECK: msr SPSEL, #0 // encoding: [0xbf,0x40,0x00,0xd5]
|
|
// CHECK: msr SPSEL, x0 // encoding: [0x00,0x42,0x18,0xd5]
|
|
// CHECK: msr DAIFSET, #0 // encoding: [0xdf,0x40,0x03,0xd5]
|
|
// CHECK: msr ESR_EL1, x0 // encoding: [0x00,0x52,0x18,0xd5]
|
|
// CHECK: mrs x0, SPSEL // encoding: [0x00,0x42,0x38,0xd5]
|
|
// CHECK: mrs x0, ESR_EL1 // encoding: [0x00,0x52,0x38,0xd5]
|
|
|
|
|
|
msr DAIFSet, x0
|
|
msr ESR_EL1, #0
|
|
mrs x0, DAIFSet
|
|
// CHECK-ERRORS: error: immediate must be an integer in range [0, 15]
|
|
// CHECK-ERRORS: error: invalid operand for instruction
|
|
// CHECK-ERRORS: error: expected readable system register
|