mirror of
https://github.com/RPCSX/llvm.git
synced 2024-11-24 12:19:53 +00:00
e927841848
As discussed on PR27654, this patch fixes the triples of a lot of aarch64 tests and enables lit tests on windows This will hopefully help stop cases where windows developers break the aarch64 target Differential Revision: https://reviews.llvm.org/D22191 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@275973 91177308-0d34-0410-b5e6-96231b3b80d8
74 lines
2.2 KiB
LLVM
74 lines
2.2 KiB
LLVM
; RUN: llc < %s -mtriple=arm64-eabi -aarch64-neon-syntax=apple | FileCheck %s
|
|
|
|
define <2 x float> @ucvt(<2 x i32> %a) nounwind readnone ssp {
|
|
; CHECK-LABEL: ucvt:
|
|
; CHECK: ucvtf.2s v0, v0
|
|
; CHECK: ret
|
|
|
|
%vcvt.i = uitofp <2 x i32> %a to <2 x float>
|
|
ret <2 x float> %vcvt.i
|
|
}
|
|
|
|
define <2 x float> @scvt(<2 x i32> %a) nounwind readnone ssp {
|
|
; CHECK-LABEL: scvt:
|
|
; CHECK: scvtf.2s v0, v0
|
|
; CHECK: ret
|
|
%vcvt.i = sitofp <2 x i32> %a to <2 x float>
|
|
ret <2 x float> %vcvt.i
|
|
}
|
|
|
|
define <4 x float> @ucvtq(<4 x i32> %a) nounwind readnone ssp {
|
|
; CHECK-LABEL: ucvtq:
|
|
; CHECK: ucvtf.4s v0, v0
|
|
; CHECK: ret
|
|
%vcvt.i = uitofp <4 x i32> %a to <4 x float>
|
|
ret <4 x float> %vcvt.i
|
|
}
|
|
|
|
define <4 x float> @scvtq(<4 x i32> %a) nounwind readnone ssp {
|
|
; CHECK-LABEL: scvtq:
|
|
; CHECK: scvtf.4s v0, v0
|
|
; CHECK: ret
|
|
%vcvt.i = sitofp <4 x i32> %a to <4 x float>
|
|
ret <4 x float> %vcvt.i
|
|
}
|
|
|
|
define <4 x float> @cvtf16(<4 x i16> %a) nounwind readnone ssp {
|
|
; CHECK-LABEL: cvtf16:
|
|
; CHECK: fcvtl v0.4s, v0.4h
|
|
; CHECK-NEXT: ret
|
|
%vcvt1.i = tail call <4 x float> @llvm.aarch64.neon.vcvthf2fp(<4 x i16> %a) nounwind
|
|
ret <4 x float> %vcvt1.i
|
|
}
|
|
|
|
define <4 x float> @cvtf16_high(<8 x i16> %a) nounwind readnone ssp {
|
|
; CHECK-LABEL: cvtf16_high:
|
|
; CHECK: fcvtl2 v0.4s, v0.8h
|
|
; CHECK-NEXT: ret
|
|
%in = shufflevector <8 x i16> %a, <8 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
|
|
%vcvt1.i = tail call <4 x float> @llvm.aarch64.neon.vcvthf2fp(<4 x i16> %in) nounwind
|
|
ret <4 x float> %vcvt1.i
|
|
}
|
|
|
|
|
|
|
|
define <4 x i16> @cvtf16f32(<4 x float> %a) nounwind readnone ssp {
|
|
; CHECK-LABEL: cvtf16f32:
|
|
; CHECK: fcvtn v0.4h, v0.4s
|
|
; CHECK-NEXT: ret
|
|
%vcvt1.i = tail call <4 x i16> @llvm.aarch64.neon.vcvtfp2hf(<4 x float> %a) nounwind
|
|
ret <4 x i16> %vcvt1.i
|
|
}
|
|
|
|
define <8 x i16> @cvtf16f32_high(<4 x i16> %low, <4 x float> %high_big) {
|
|
; CHECK-LABEL: cvtf16f32_high:
|
|
; CHECK: fcvtn2 v0.8h, v1.4s
|
|
; CHECK-NEXT: ret
|
|
%high = call <4 x i16> @llvm.aarch64.neon.vcvtfp2hf(<4 x float> %high_big)
|
|
%res = shufflevector <4 x i16> %low, <4 x i16> %high, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
|
|
ret <8 x i16> %res
|
|
}
|
|
|
|
declare <4 x float> @llvm.aarch64.neon.vcvthf2fp(<4 x i16>) nounwind readnone
|
|
declare <4 x i16> @llvm.aarch64.neon.vcvtfp2hf(<4 x float>) nounwind readnone
|