mirror of
https://github.com/RPCSX/llvm.git
synced 2024-12-14 23:48:49 +00:00
7c9c6ed761
Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
52 lines
1.5 KiB
LLVM
52 lines
1.5 KiB
LLVM
; RUN: llc -mtriple=armv7-apple-ios6.0 -mcpu=swift < %s | FileCheck %s
|
|
; RUN: llc -mtriple=armv7-apple-ios6.0 < %s | FileCheck %s --check-prefix=CHECK-STRICT-ATOMIC
|
|
|
|
; Release operations only need the store barrier provided by a "dmb ishst",
|
|
|
|
define void @test_store_release(i32* %p, i32 %v) {
|
|
; CHECK-LABEL: test_store_release:
|
|
; CHECK: dmb ishst
|
|
; CHECK: str
|
|
|
|
; CHECK-STRICT-ATOMIC-LABEL: test_store_release:
|
|
; CHECK-STRICT-ATOMIC: dmb {{ish$}}
|
|
store atomic i32 %v, i32* %p release, align 4
|
|
ret void
|
|
}
|
|
|
|
; However, if sequential consistency is needed *something* must ensure a release
|
|
; followed by an acquire does not get reordered. In that case a "dmb ishst" is
|
|
; not adequate.
|
|
define i32 @test_seq_cst(i32* %p, i32 %v) {
|
|
; CHECK-LABEL: test_seq_cst:
|
|
; CHECK: dmb ishst
|
|
; CHECK: str
|
|
; CHECK: dmb {{ish$}}
|
|
; CHECK: ldr
|
|
; CHECK: dmb {{ish$}}
|
|
|
|
; CHECK-STRICT-ATOMIC-LABEL: test_seq_cst:
|
|
; CHECK-STRICT-ATOMIC: dmb {{ish$}}
|
|
; CHECK-STRICT-ATOMIC: str
|
|
; CHECK-STRICT-ATOMIC: dmb {{ish$}}
|
|
; CHECK-STRICT-ATOMIC: ldr
|
|
; CHECK-STRICT-ATOMIC: dmb {{ish$}}
|
|
|
|
store atomic i32 %v, i32* %p seq_cst, align 4
|
|
%val = load atomic i32, i32* %p seq_cst, align 4
|
|
ret i32 %val
|
|
}
|
|
|
|
; Also, pure acquire operations should definitely not have an ishst barrier.
|
|
|
|
define i32 @test_acq(i32* %addr) {
|
|
; CHECK-LABEL: test_acq:
|
|
; CHECK: ldr
|
|
; CHECK: dmb {{ish$}}
|
|
|
|
; CHECK-STRICT-ATOMIC-LABEL: test_acq:
|
|
; CHECK-STRICT-ATOMIC: dmb {{ish$}}
|
|
%val = load atomic i32, i32* %addr acquire, align 4
|
|
ret i32 %val
|
|
}
|