mirror of
https://github.com/RPCSX/llvm.git
synced 2024-12-14 15:39:00 +00:00
7c9c6ed761
Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
72 lines
1.9 KiB
LLVM
72 lines
1.9 KiB
LLVM
; RUN: llc -march=mips -mcpu=mips32 < %s | FileCheck %s
|
|
; RUN: llc -march=mips64el -mcpu=mips64r2 -target-abi=n64 < %s | FileCheck %s
|
|
|
|
%struct.DWstruct = type { i32, i32 }
|
|
|
|
define i32 @A0(i32 %u, i32 %v) nounwind {
|
|
entry:
|
|
; CHECK: multu
|
|
; CHECK: mflo
|
|
; CHECK: mfhi
|
|
%asmtmp = tail call %struct.DWstruct asm "multu $2,$3", "={lo},={hi},d,d"( i32 %u, i32 %v ) nounwind
|
|
%asmresult = extractvalue %struct.DWstruct %asmtmp, 0
|
|
%asmresult1 = extractvalue %struct.DWstruct %asmtmp, 1 ; <i32> [#uses=1]
|
|
%res = add i32 %asmresult, %asmresult1
|
|
ret i32 %res
|
|
}
|
|
|
|
@gi2 = external global i32
|
|
@gi1 = external global i32
|
|
@gi0 = external global i32
|
|
@gf0 = external global float
|
|
@gf1 = external global float
|
|
@gd0 = external global double
|
|
@gd1 = external global double
|
|
|
|
define void @foo0() nounwind {
|
|
entry:
|
|
; CHECK: addu
|
|
%0 = load i32, i32* @gi1, align 4
|
|
%1 = load i32, i32* @gi0, align 4
|
|
%2 = tail call i32 asm "addu $0, $1, $2", "=r,r,r"(i32 %0, i32 %1) nounwind
|
|
store i32 %2, i32* @gi2, align 4
|
|
ret void
|
|
}
|
|
|
|
define void @foo2() nounwind {
|
|
entry:
|
|
; CHECK: neg.s
|
|
%0 = load float, float* @gf1, align 4
|
|
%1 = tail call float asm "neg.s $0, $1", "=f,f"(float %0) nounwind
|
|
store float %1, float* @gf0, align 4
|
|
ret void
|
|
}
|
|
|
|
define void @foo3() nounwind {
|
|
entry:
|
|
; CHECK: neg.d
|
|
%0 = load double, double* @gd1, align 8
|
|
%1 = tail call double asm "neg.d $0, $1", "=f,f"(double %0) nounwind
|
|
store double %1, double* @gd0, align 8
|
|
ret void
|
|
}
|
|
|
|
; Check that RA doesn't allocate registers in the clobber list.
|
|
; CHECK-LABEL: foo4:
|
|
; CHECK: #APP
|
|
; CHECK-NOT: ulh $2
|
|
; CHECK: #NO_APP
|
|
; CHECK: #APP
|
|
; CHECK-NOT: $f0
|
|
; CHECK: #NO_APP
|
|
|
|
define void @foo4() {
|
|
entry:
|
|
%0 = tail call i32 asm sideeffect "ulh $0,16($$sp)\0A\09", "=r,~{$2}"()
|
|
store i32 %0, i32* @gi2, align 4
|
|
%1 = load float, float* @gf0, align 4
|
|
%2 = tail call double asm sideeffect "cvt.d.s $0, $1\0A\09", "=f,f,~{$f0}"(float %1)
|
|
store double %2, double* @gd0, align 8
|
|
ret void
|
|
}
|