mirror of
https://github.com/RPCSX/llvm.git
synced 2024-12-14 15:39:00 +00:00
4a2734b5c9
Enable tail calls by default for (micro)MIPS(64). microMIPS is slightly more tricky than doing it for MIPS(R6) or microMIPSR6. microMIPS has two instruction encodings: 16bit and 32bit along with some restrictions on the size of the instruction that can fill the delay slot. For safe tail calls for microMIPS, the delay slot filler attempts to find a correct size instruction for the delay slot of TAILCALL pseudos. Reviewers: dsanders, vkalintris Subscribers: jfb, dsanders, sdardis, llvm-commits Differential Revision: https://reviews.llvm.org/D21138 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@277708 91177308-0d34-0410-b5e6-96231b3b80d8
36 lines
705 B
LLVM
36 lines
705 B
LLVM
; RUN: llc -march=mipsel -disable-mips-delay-filler -relocation-model=pic < %s | FileCheck %s
|
|
|
|
@g = external global i32
|
|
|
|
; CHECK: move $gp
|
|
; CHECK: jalr $25
|
|
; CHECK: nop
|
|
; CHECK-NOT: move $gp
|
|
; CHECK: jr $25
|
|
|
|
define void @f0() nounwind {
|
|
entry:
|
|
tail call void @externalFunc() nounwind
|
|
tail call fastcc void @internalFunc()
|
|
ret void
|
|
}
|
|
|
|
declare void @externalFunc()
|
|
|
|
define internal fastcc void @internalFunc() nounwind noinline {
|
|
entry:
|
|
%0 = load i32, i32* @g, align 4
|
|
%inc = add nsw i32 %0, 1
|
|
store i32 %inc, i32* @g, align 4
|
|
ret void
|
|
}
|
|
|
|
define void @no_lazy(void (i32)* %pf) {
|
|
|
|
; CHECK-LABEL: no_lazy
|
|
; CHECK-NOT: gp_disp
|
|
|
|
tail call void %pf(i32 1)
|
|
ret void
|
|
}
|