mirror of
https://github.com/RPCSX/llvm.git
synced 2024-12-14 23:48:49 +00:00
ed541fe200
Summary: The -mcpu=mips16 option caused the Integrated Assembler to crash because it couldn't figure out the architecture revision number to write to the .MIPS.abiflags section. This CPU definition has been removed because, like microMIPS, MIPS16 is an ASE to a base architecture. Reviewers: vkalintiris Subscribers: rkotler, llvm-commits, dsanders Differential Revision: http://reviews.llvm.org/D13656 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@250407 91177308-0d34-0410-b5e6-96231b3b80d8
20 lines
625 B
LLVM
20 lines
625 B
LLVM
; RUN: llc -march=mipsel -mattr=mips16 -relocation-model=pic -O3 < %s | FileCheck %s -check-prefix=16
|
|
|
|
@c = global i8 97, align 1
|
|
@.str = private unnamed_addr constant [5 x i8] c"%c \0A\00", align 1
|
|
|
|
define i32 @main() nounwind {
|
|
entry:
|
|
%i = alloca i32, align 4
|
|
%0 = load i8, i8* @c, align 1
|
|
%conv = zext i8 %0 to i32
|
|
; 16: lbu ${{[0-9]+}}, 0(${{[0-9]+}})
|
|
store i32 %conv, i32* %i, align 4
|
|
%1 = load i8, i8* @c, align 1
|
|
%conv1 = zext i8 %1 to i32
|
|
%call = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0), i32 %conv1)
|
|
ret i32 0
|
|
}
|
|
|
|
declare i32 @printf(i8*, ...)
|