mirror of
https://github.com/RPCSX/llvm.git
synced 2024-11-24 12:19:53 +00:00
5b4af7f722
Currently we always expand ISD::FNEG. For v4f32 and v2f64 vector types VSX has native support for this opcode Phabricator: http://reviews.llvm.org/D17647 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@262079 91177308-0d34-0410-b5e6-96231b3b80d8
38 lines
1.1 KiB
LLVM
38 lines
1.1 KiB
LLVM
; RUN: llc < %s -march=ppc32 -mcpu=g5 | FileCheck %s -check-prefix=CHECK-NOVSX
|
|
; RUN: llc < %s -mtriple=powerpc64le-unknown-linux-gnu -march=ppc64le \
|
|
; RUN: -mattr=+altivec -mattr=+vsx | FileCheck %s
|
|
; RUN: llc < %s -mtriple=powerpc64le-unknown-linux-gnu -march=ppc64le \
|
|
; RUN: -mattr=+altivec -mattr=-vsx | FileCheck %s \
|
|
; RUN: -check-prefix=CHECK-NOVSX
|
|
|
|
define void @test_float(<4 x float>* %A) {
|
|
; CHECK-LABEL: test_float
|
|
; CHECK-NOVSX-LABEL: test_float
|
|
%tmp2 = load <4 x float>, <4 x float>* %A
|
|
%tmp3 = fsub <4 x float> < float -0.000000e+00, float -0.000000e+00, float -0.000000e+00, float -0.000000e+00 >, %tmp2
|
|
store <4 x float> %tmp3, <4 x float>* %A
|
|
ret void
|
|
|
|
; CHECK: xvnegsp
|
|
; CHECK: blr
|
|
; CHECK-NOVSX: vsubfp
|
|
; CHECK-NOVSX: blr
|
|
|
|
}
|
|
|
|
define void @test_double(<2 x double>* %A) {
|
|
; CHECK-LABEL: test_double
|
|
; CHECK-NOVSX-LABEL: test_double
|
|
%tmp2 = load <2 x double>, <2 x double>* %A
|
|
%tmp3 = fsub <2 x double> < double -0.000000e+00, double -0.000000e+00 >, %tmp2
|
|
store <2 x double> %tmp3, <2 x double>* %A
|
|
ret void
|
|
|
|
; CHECK: xvnegdp
|
|
; CHECK: blr
|
|
; CHECK-NOVSX: fneg
|
|
; CHECK-NOVSX: fneg
|
|
; CHECK-NOVSX: blr
|
|
|
|
}
|