mirror of
https://github.com/RPCSX/llvm.git
synced 2024-11-23 19:59:57 +00:00
d706d030af
Currently the default C calling convention functions are treated the same as compute kernels. Make this explicit so the default calling convention can be changed to a non-kernel. Converted with perl -pi -e 's/define void/define amdgpu_kernel void/' on the relevant test directories (and undoing in one place that actually wanted a non-kernel). git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@298444 91177308-0d34-0410-b5e6-96231b3b80d8
36 lines
1.1 KiB
LLVM
36 lines
1.1 KiB
LLVM
; RUN: llc < %s -march=r600 -mcpu=redwood | FileCheck %s --check-prefix=R600
|
|
; RUN: llc < %s -march=amdgcn -verify-machineinstrs | FileCheck %s --check-prefix=SI
|
|
; RUN: llc < %s -march=amdgcn -mcpu=tonga -mattr=-flat-for-global -verify-machineinstrs | FileCheck %s --check-prefix=SI
|
|
|
|
; R600: {{^}}build_vector2:
|
|
; R600: MOV
|
|
; R600: MOV
|
|
; R600-NOT: MOV
|
|
; SI: {{^}}build_vector2:
|
|
; SI-DAG: v_mov_b32_e32 v[[X:[0-9]]], 5
|
|
; SI-DAG: v_mov_b32_e32 v[[Y:[0-9]]], 6
|
|
; SI: buffer_store_dwordx2 v{{\[}}[[X]]:[[Y]]{{\]}}
|
|
define amdgpu_kernel void @build_vector2 (<2 x i32> addrspace(1)* %out) {
|
|
entry:
|
|
store <2 x i32> <i32 5, i32 6>, <2 x i32> addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; R600: {{^}}build_vector4:
|
|
; R600: MOV
|
|
; R600: MOV
|
|
; R600: MOV
|
|
; R600: MOV
|
|
; R600-NOT: MOV
|
|
; SI: {{^}}build_vector4:
|
|
; SI-DAG: v_mov_b32_e32 v[[X:[0-9]]], 5
|
|
; SI-DAG: v_mov_b32_e32 v[[Y:[0-9]]], 6
|
|
; SI-DAG: v_mov_b32_e32 v[[Z:[0-9]]], 7
|
|
; SI-DAG: v_mov_b32_e32 v[[W:[0-9]]], 8
|
|
; SI: buffer_store_dwordx4 v{{\[}}[[X]]:[[W]]{{\]}}
|
|
define amdgpu_kernel void @build_vector4 (<4 x i32> addrspace(1)* %out) {
|
|
entry:
|
|
store <4 x i32> <i32 5, i32 6, i32 7, i32 8>, <4 x i32> addrspace(1)* %out
|
|
ret void
|
|
}
|