mirror of
https://github.com/RPCSX/llvm.git
synced 2024-12-13 06:38:44 +00:00
ed541fe200
Summary: The -mcpu=mips16 option caused the Integrated Assembler to crash because it couldn't figure out the architecture revision number to write to the .MIPS.abiflags section. This CPU definition has been removed because, like microMIPS, MIPS16 is an ASE to a base architecture. Reviewers: vkalintiris Subscribers: rkotler, llvm-commits, dsanders Differential Revision: http://reviews.llvm.org/D13656 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@250407 91177308-0d34-0410-b5e6-96231b3b80d8
25 lines
680 B
LLVM
25 lines
680 B
LLVM
; RUN: llc < %s -march=mips -mcpu=mips32r2 | FileCheck %s -check-prefix=32R2
|
|
; RUN: llc < %s -march=mips -mattr=mips16 | FileCheck %s -check-prefix=16
|
|
|
|
define i32 @ext0_5_9(i32 %s, i32 %pos, i32 %sz) nounwind readnone {
|
|
entry:
|
|
; 32R2: ext ${{[0-9]+}}, $4, 5, 9
|
|
; 16-NOT: ext ${{[0-9]+}}
|
|
%shr = lshr i32 %s, 5
|
|
%and = and i32 %shr, 511
|
|
ret i32 %and
|
|
}
|
|
|
|
define void @ins2_5_9(i32 %s, i32* nocapture %d) nounwind {
|
|
entry:
|
|
; 32R2: ins ${{[0-9]+}}, $4, 5, 9
|
|
; 16-NOT: ins ${{[0-9]+}}
|
|
%and = shl i32 %s, 5
|
|
%shl = and i32 %and, 16352
|
|
%tmp3 = load i32, i32* %d, align 4
|
|
%and5 = and i32 %tmp3, -16353
|
|
%or = or i32 %and5, %shl
|
|
store i32 %or, i32* %d, align 4
|
|
ret void
|
|
}
|