mirror of
https://github.com/RPCSX/llvm.git
synced 2024-12-13 06:38:44 +00:00
ed541fe200
Summary: The -mcpu=mips16 option caused the Integrated Assembler to crash because it couldn't figure out the architecture revision number to write to the .MIPS.abiflags section. This CPU definition has been removed because, like microMIPS, MIPS16 is an ASE to a base architecture. Reviewers: vkalintiris Subscribers: rkotler, llvm-commits, dsanders Differential Revision: http://reviews.llvm.org/D13656 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@250407 91177308-0d34-0410-b5e6-96231b3b80d8
22 lines
826 B
LLVM
22 lines
826 B
LLVM
; RUN: llc -mtriple=mipsel-linux-gnu -march=mipsel -mattr=mips16 -mattr=+soft-float -mips16-hard-float -relocation-model=pic -mips16-constant-islands < %s | FileCheck %s -check-prefix=cond-b-short
|
|
|
|
@i = global i32 1, align 4
|
|
@j = global i32 2, align 4
|
|
@k = common global i32 0, align 4
|
|
|
|
; Function Attrs: nounwind optsize
|
|
define void @t() #0 {
|
|
entry:
|
|
%0 = load i32, i32* @i, align 4
|
|
%1 = load i32, i32* @j, align 4
|
|
%cmp = icmp ne i32 %0, %1
|
|
%cond = select i1 %cmp, i32 1, i32 3
|
|
store i32 %cond, i32* @k, align 4
|
|
; cond-b-short: btnez $BB0_{{[0-9]+}} # 16 bit inst
|
|
ret void
|
|
}
|
|
|
|
attributes #0 = { nounwind optsize "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="true" }
|
|
|
|
|