mirror of
https://github.com/RPCSX/llvm.git
synced 2024-12-12 14:17:59 +00:00
9de5d0dd42
- Cleaned up custom load/store logic, common code is now shared [see note below], cleaned up address modes - More test cases: various intrinsics, structure element access (load/store test), updated target data strings, indirect function calls. Note: This patch contains a refactoring of the LoadSDNode and StoreSDNode structures: they now share a common base class, LSBaseSDNode, that provides an interface to their common functionality. There is some hackery to access the proper operand depending on the derived class; otherwise, to do a proper job would require finding and rearranging the SDOperands sent to StoreSDNode's constructor. The current refactor errs on the side of being conservatively and backwardly compatible while providing functionality that reduces redundant code for targets where loads and stores are custom-lowered. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@45851 91177308-0d34-0410-b5e6-96231b3b80d8
31 lines
816 B
LLVM
31 lines
816 B
LLVM
; RUN: llvm-as -o - %s | llc -march=cellspu > %t1.s
|
|
; RUN: grep cntb %t1.s | count 3 &&
|
|
; RUN: grep andi %t1.s | count 3 &&
|
|
; RUN: grep rotmi %t1.s | count 2 &&
|
|
; RUN: grep rothmi %t1.s | count 1
|
|
target datalayout = "E-p:32:32:128-f64:64:128-f32:32:128-i64:32:128-i32:32:128-i16:16:128-i8:8:128-i1:8:128-a0:0:128-v128:128:128-s0:128:128"
|
|
target triple = "spu"
|
|
|
|
declare i32 @llvm.ctpop.i8(i8)
|
|
declare i32 @llvm.ctpop.i16(i16)
|
|
declare i32 @llvm.ctpop.i32(i32)
|
|
|
|
define i32 @test_i8(i8 %X) {
|
|
call i32 @llvm.ctpop.i8(i8 %X)
|
|
%Y = bitcast i32 %1 to i32
|
|
ret i32 %Y
|
|
}
|
|
|
|
define i32 @test_i16(i16 %X) {
|
|
call i32 @llvm.ctpop.i16(i16 %X)
|
|
%Y = bitcast i32 %1 to i32
|
|
ret i32 %Y
|
|
}
|
|
|
|
define i32 @test_i32(i32 %X) {
|
|
call i32 @llvm.ctpop.i32(i32 %X)
|
|
%Y = bitcast i32 %1 to i32
|
|
ret i32 %Y
|
|
}
|
|
|