mirror of
https://github.com/RPCSX/llvm.git
synced 2024-12-17 00:46:42 +00:00
c077472250
The Cyclone CPU is similar to swift for most LLVM purposes, but does have two preferred instructions for zeroing a VFP register. This teaches LLVM about them. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@205309 91177308-0d34-0410-b5e6-96231b3b80d8
71 lines
2.1 KiB
LLVM
71 lines
2.1 KiB
LLVM
; RUN: llc -mtriple=armv8 -mcpu=cyclone < %s | FileCheck %s --check-prefix=CHECK-CYCLONE
|
|
; RUN: llc -mtriple=armv8 -mcpu=swift < %s | FileCheck %s --check-prefix=CHECK-SWIFT
|
|
|
|
declare arm_aapcs_vfpcc void @take_vec64(<2 x i32>)
|
|
|
|
define void @test_vec64() {
|
|
; CHECK-CYCLONE-LABEL: test_vec64:
|
|
; CHECK-SWIFT-LABEL: test_vec64:
|
|
|
|
call arm_aapcs_vfpcc void @take_vec64(<2 x i32> <i32 0, i32 0>)
|
|
call arm_aapcs_vfpcc void @take_vec64(<2 x i32> <i32 0, i32 0>)
|
|
; CHECK-CYCLONE-NOT: vmov.f64 d0,
|
|
; CHECK-CYCLONE: vmov.i32 d0, #0
|
|
; CHECK-CYCLONE: bl
|
|
; CHECK-CYCLONE: vmov.i32 d0, #0
|
|
; CHECK-CYCLONE: bl
|
|
|
|
; CHECK-SWIFT: vmov.f64 [[ZEROREG:d[0-9]+]],
|
|
; CHECK-SWIFT: vmov.i32 [[ZEROREG]], #0
|
|
; CHECK-SWIFT: vorr d0, [[ZEROREG]], [[ZEROREG]]
|
|
; CHECK-SWIFT: bl
|
|
; CHECK-SWIFT: vorr d0, [[ZEROREG]], [[ZEROREG]]
|
|
; CHECK-SWIFT: bl
|
|
|
|
ret void
|
|
}
|
|
|
|
declare arm_aapcs_vfpcc void @take_vec128(<8 x i16>)
|
|
|
|
define void @test_vec128() {
|
|
; CHECK-CYCLONE-LABEL: test_vec128:
|
|
; CHECK-SWIFT-LABEL: test_vec128:
|
|
|
|
call arm_aapcs_vfpcc void @take_vec128(<8 x i16> <i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0>)
|
|
call arm_aapcs_vfpcc void @take_vec128(<8 x i16> <i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0>)
|
|
; CHECK-CYCLONE-NOT: vmov.f64 [[ZEROREG:d[0-9]+]],
|
|
; CHECK-CYCLONE: vmov.i32 q0, #0
|
|
; CHECK-CYCLONE: bl
|
|
; CHECK-CYCLONE: vmov.i32 q0, #0
|
|
; CHECK-CYCLONE: bl
|
|
|
|
; CHECK-SWIFT-NOT: vmov.f64 [[ZEROREG:d[0-9]+]],
|
|
; CHECK-SWIFT: vmov.i32 [[ZEROREG:q[0-9]+]], #0
|
|
; CHECK-SWIFT: vorr q0, [[ZEROREG]], [[ZEROREG]]
|
|
; CHECK-SWIFT: bl
|
|
; CHECK-SWIFT: vorr q0, [[ZEROREG]], [[ZEROREG]]
|
|
; CHECK-SWIFT: bl
|
|
|
|
ret void
|
|
}
|
|
|
|
declare void @take_i32(i32)
|
|
|
|
define void @test_i32() {
|
|
; CHECK-CYCLONE-LABEL: test_i32:
|
|
; CHECK-SWIFT-LABEL: test_i32:
|
|
|
|
call arm_aapcs_vfpcc void @take_i32(i32 0)
|
|
call arm_aapcs_vfpcc void @take_i32(i32 0)
|
|
; CHECK-CYCLONE-NOT: vmov.f64 [[ZEROREG:d[0-9]+]],
|
|
; CHECK-CYCLONE: mov r0, #0
|
|
; CHECK-CYCLONE: bl
|
|
; CHECK-CYCLONE: mov r0, #0
|
|
; CHECK-CYCLONE: bl
|
|
|
|
; It doesn't particularly matter what Swift does here, there isn't carefully
|
|
; crafted behaviour that we might break in Cyclone.
|
|
|
|
ret void
|
|
}
|