Evan Cheng 5de728cfe1 Emit an error is asm parser parsed X86_64 only registers, e.g. %rax, %sil.
This can happen in cases where TableGen generated asm matcher cannot check
whether a register operand is in the right register class. e.g. mem operands.

rdar://8204588


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@136292 91177308-0d34-0410-b5e6-96231b3b80d8
2011-07-27 23:22:03 +00:00
..
2010-11-29 18:16:10 +00:00
2009-02-20 23:44:54 +00:00
2007-12-29 20:37:13 +00:00
2011-03-31 00:23:57 +00:00
2007-12-29 20:37:13 +00:00
2010-08-04 16:11:24 +00:00
2009-08-24 03:44:02 +00:00
2010-10-02 18:49:27 +00:00
2007-07-03 21:57:50 +00:00