mirror of
https://github.com/RPCSX/llvm.git
synced 2024-12-11 13:46:13 +00:00
2abadea537
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@205586 91177308-0d34-0410-b5e6-96231b3b80d8
267 lines
6.4 KiB
LLVM
267 lines
6.4 KiB
LLVM
; RUN: llc -mtriple=thumb-eabi -mcpu=arm1156t2-s -mattr=+thumb2 %s -o - | FileCheck %s
|
|
|
|
; Test #<const>
|
|
|
|
; var 2.1 - 0x00ab00ab
|
|
define i32 @t2_const_var2_1_ok_1(i32 %lhs) {
|
|
;CHECK-LABEL: t2_const_var2_1_ok_1:
|
|
;CHECK: add.w r0, r0, #11206827
|
|
%ret = add i32 %lhs, 11206827 ; 0x00ab00ab
|
|
ret i32 %ret
|
|
}
|
|
|
|
define i32 @t2_const_var2_1_ok_2(i32 %lhs) {
|
|
;CHECK-LABEL: t2_const_var2_1_ok_2:
|
|
;CHECK: add.w r0, r0, #11206656
|
|
;CHECK: adds r0, #187
|
|
%ret = add i32 %lhs, 11206843 ; 0x00ab00bb
|
|
ret i32 %ret
|
|
}
|
|
|
|
define i32 @t2_const_var2_1_ok_3(i32 %lhs) {
|
|
;CHECK-LABEL: t2_const_var2_1_ok_3:
|
|
;CHECK: add.w r0, r0, #11206827
|
|
;CHECK: add.w r0, r0, #16777216
|
|
%ret = add i32 %lhs, 27984043 ; 0x01ab00ab
|
|
ret i32 %ret
|
|
}
|
|
|
|
define i32 @t2_const_var2_1_ok_4(i32 %lhs) {
|
|
;CHECK-LABEL: t2_const_var2_1_ok_4:
|
|
;CHECK: add.w r0, r0, #16777472
|
|
;CHECK: add.w r0, r0, #11206827
|
|
%ret = add i32 %lhs, 27984299 ; 0x01ab01ab
|
|
ret i32 %ret
|
|
}
|
|
|
|
define i32 @t2_const_var2_1_fail_1(i32 %lhs) {
|
|
;CHECK-LABEL: t2_const_var2_1_fail_1:
|
|
;CHECK: movw r1, #43777
|
|
;CHECK: movt r1, #427
|
|
;CHECK: add r0, r1
|
|
%ret = add i32 %lhs, 28027649 ; 0x01abab01
|
|
ret i32 %ret
|
|
}
|
|
|
|
; var 2.2 - 0xab00ab00
|
|
define i32 @t2_const_var2_2_ok_1(i32 %lhs) {
|
|
;CHECK-LABEL: t2_const_var2_2_ok_1:
|
|
;CHECK: add.w r0, r0, #-1426019584
|
|
%ret = add i32 %lhs, 2868947712 ; 0xab00ab00
|
|
ret i32 %ret
|
|
}
|
|
|
|
define i32 @t2_const_var2_2_ok_2(i32 %lhs) {
|
|
;CHECK-LABEL: t2_const_var2_2_ok_2:
|
|
;CHECK: add.w r0, r0, #2868903936
|
|
;CHECK: add.w r0, r0, #47616
|
|
%ret = add i32 %lhs, 2868951552 ; 0xab00ba00
|
|
ret i32 %ret
|
|
}
|
|
|
|
define i32 @t2_const_var2_2_ok_3(i32 %lhs) {
|
|
;CHECK-LABEL: t2_const_var2_2_ok_3:
|
|
;CHECK: add.w r0, r0, #2868947712
|
|
;CHECK: adds r0, #16
|
|
%ret = add i32 %lhs, 2868947728 ; 0xab00ab10
|
|
ret i32 %ret
|
|
}
|
|
|
|
define i32 @t2_const_var2_2_ok_4(i32 %lhs) {
|
|
;CHECK-LABEL: t2_const_var2_2_ok_4:
|
|
;CHECK: add.w r0, r0, #2868947712
|
|
;CHECK: add.w r0, r0, #1048592
|
|
%ret = add i32 %lhs, 2869996304 ; 0xab10ab10
|
|
ret i32 %ret
|
|
}
|
|
|
|
define i32 @t2_const_var2_2_fail_1(i32 %lhs) {
|
|
;CHECK-LABEL: t2_const_var2_2_fail_1:
|
|
;CHECK: movw r1, #43792
|
|
;CHECK: movt r1, #4267
|
|
;CHECK: add r0, r1
|
|
%ret = add i32 %lhs, 279685904 ; 0x10abab10
|
|
ret i32 %ret
|
|
}
|
|
|
|
; var 2.3 - 0xabababab
|
|
define i32 @t2_const_var2_3_ok_1(i32 %lhs) {
|
|
;CHECK-LABEL: t2_const_var2_3_ok_1:
|
|
;CHECK: add.w r0, r0, #-1414812757
|
|
%ret = add i32 %lhs, 2880154539 ; 0xabababab
|
|
ret i32 %ret
|
|
}
|
|
|
|
define i32 @t2_const_var2_3_fail_1(i32 %lhs) {
|
|
;CHECK-LABEL: t2_const_var2_3_fail_1:
|
|
;CHECK: movw r1, #43962
|
|
;CHECK: movt r1, #43947
|
|
;CHECK: add r0, r1
|
|
%ret = add i32 %lhs, 2880154554 ; 0xabababba
|
|
ret i32 %ret
|
|
}
|
|
|
|
define i32 @t2_const_var2_3_fail_2(i32 %lhs) {
|
|
;CHECK-LABEL: t2_const_var2_3_fail_2:
|
|
;CHECK: movw r1, #47787
|
|
;CHECK: movt r1, #43947
|
|
;CHECK: add r0, r1
|
|
%ret = add i32 %lhs, 2880158379 ; 0xababbaab
|
|
ret i32 %ret
|
|
}
|
|
|
|
define i32 @t2_const_var2_3_fail_3(i32 %lhs) {
|
|
;CHECK-LABEL: t2_const_var2_3_fail_3:
|
|
;CHECK: movw r1, #43947
|
|
;CHECK: movt r1, #43962
|
|
;CHECK: add r0, r1
|
|
%ret = add i32 %lhs, 2881137579 ; 0xabbaabab
|
|
ret i32 %ret
|
|
}
|
|
|
|
define i32 @t2_const_var2_3_fail_4(i32 %lhs) {
|
|
;CHECK-LABEL: t2_const_var2_3_fail_4:
|
|
;CHECK: movw r1, #43947
|
|
;CHECK: movt r1, #47787
|
|
;CHECK: add r0, r1
|
|
%ret = add i32 %lhs, 3131812779 ; 0xbaababab
|
|
ret i32 %ret
|
|
}
|
|
|
|
; var 3 - 0x0F000000
|
|
define i32 @t2_const_var3_1_ok_1(i32 %lhs) {
|
|
;CHECK-LABEL: t2_const_var3_1_ok_1:
|
|
;CHECK: add.w r0, r0, #251658240
|
|
%ret = add i32 %lhs, 251658240 ; 0x0F000000
|
|
ret i32 %ret
|
|
}
|
|
|
|
define i32 @t2_const_var3_2_ok_1(i32 %lhs) {
|
|
;CHECK-LABEL: t2_const_var3_2_ok_1:
|
|
;CHECK: add.w r0, r0, #3948544
|
|
%ret = add i32 %lhs, 3948544 ; 0b00000000001111000100000000000000
|
|
ret i32 %ret
|
|
}
|
|
|
|
define i32 @t2_const_var3_2_ok_2(i32 %lhs) {
|
|
;CHECK-LABEL: t2_const_var3_2_ok_2:
|
|
;CHECK: add.w r0, r0, #2097152
|
|
;CHECK: add.w r0, r0, #1843200
|
|
%ret = add i32 %lhs, 3940352 ; 0b00000000001111000010000000000000
|
|
ret i32 %ret
|
|
}
|
|
|
|
define i32 @t2_const_var3_3_ok_1(i32 %lhs) {
|
|
;CHECK-LABEL: t2_const_var3_3_ok_1:
|
|
;CHECK: add.w r0, r0, #258
|
|
%ret = add i32 %lhs, 258 ; 0b00000000000000000000000100000010
|
|
ret i32 %ret
|
|
}
|
|
|
|
define i32 @t2_const_var3_4_ok_1(i32 %lhs) {
|
|
;CHECK-LABEL: t2_const_var3_4_ok_1:
|
|
;CHECK: add.w r0, r0, #-268435456
|
|
%ret = add i32 %lhs, 4026531840 ; 0xF0000000
|
|
ret i32 %ret
|
|
}
|
|
|
|
define i32 @t2MOVTi16_ok_1(i32 %a) {
|
|
; CHECK-LABEL: t2MOVTi16_ok_1:
|
|
; CHECK: movt r0, #1234
|
|
%1 = and i32 %a, 65535
|
|
%2 = shl i32 1234, 16
|
|
%3 = or i32 %1, %2
|
|
|
|
ret i32 %3
|
|
}
|
|
|
|
define i32 @t2MOVTi16_test_1(i32 %a) {
|
|
; CHECK-LABEL: t2MOVTi16_test_1:
|
|
; CHECK: movt r0, #1234
|
|
%1 = shl i32 255, 8
|
|
%2 = shl i32 1234, 8
|
|
%3 = or i32 %1, 255 ; This gives us 0xFFFF in %3
|
|
%4 = shl i32 %2, 8 ; This gives us (1234 << 16) in %4
|
|
%5 = and i32 %a, %3
|
|
%6 = or i32 %4, %5
|
|
|
|
ret i32 %6
|
|
}
|
|
|
|
define i32 @t2MOVTi16_test_2(i32 %a) {
|
|
; CHECK-LABEL: t2MOVTi16_test_2:
|
|
; CHECK: movt r0, #1234
|
|
%1 = shl i32 255, 8
|
|
%2 = shl i32 1234, 8
|
|
%3 = or i32 %1, 255 ; This gives us 0xFFFF in %3
|
|
%4 = shl i32 %2, 6
|
|
%5 = and i32 %a, %3
|
|
%6 = shl i32 %4, 2 ; This gives us (1234 << 16) in %6
|
|
%7 = or i32 %5, %6
|
|
|
|
ret i32 %7
|
|
}
|
|
|
|
define i32 @t2MOVTi16_test_3(i32 %a) {
|
|
; CHECK-LABEL: t2MOVTi16_test_3:
|
|
; CHECK: movt r0, #1234
|
|
%1 = shl i32 255, 8
|
|
%2 = shl i32 1234, 8
|
|
%3 = or i32 %1, 255 ; This gives us 0xFFFF in %3
|
|
%4 = shl i32 %2, 6
|
|
%5 = and i32 %a, %3
|
|
%6 = shl i32 %4, 2 ; This gives us (1234 << 16) in %6
|
|
%7 = lshr i32 %6, 6
|
|
%8 = shl i32 %7, 6
|
|
%9 = or i32 %5, %8
|
|
|
|
ret i32 %8
|
|
}
|
|
|
|
; 171 = 0x000000ab
|
|
define i32 @f1(i32 %a) {
|
|
; CHECK-LABEL: f1:
|
|
; CHECK: movs r0, #171
|
|
%tmp = add i32 0, 171
|
|
ret i32 %tmp
|
|
}
|
|
|
|
; 1179666 = 0x00120012
|
|
define i32 @f2(i32 %a) {
|
|
; CHECK-LABEL: f2:
|
|
; CHECK: mov.w r0, #1179666
|
|
%tmp = add i32 0, 1179666
|
|
ret i32 %tmp
|
|
}
|
|
|
|
; 872428544 = 0x34003400
|
|
define i32 @f3(i32 %a) {
|
|
; CHECK-LABEL: f3:
|
|
; CHECK: mov.w r0, #872428544
|
|
%tmp = add i32 0, 872428544
|
|
ret i32 %tmp
|
|
}
|
|
|
|
; 1448498774 = 0x56565656
|
|
define i32 @f4(i32 %a) {
|
|
; CHECK-LABEL: f4:
|
|
; CHECK: mov.w r0, #1448498774
|
|
%tmp = add i32 0, 1448498774
|
|
ret i32 %tmp
|
|
}
|
|
|
|
; 66846720 = 0x03fc0000
|
|
define i32 @f5(i32 %a) {
|
|
; CHECK-LABEL: f5:
|
|
; CHECK: mov.w r0, #66846720
|
|
%tmp = add i32 0, 66846720
|
|
ret i32 %tmp
|
|
}
|
|
|
|
define i32 @f6(i32 %a) {
|
|
;CHECK-LABEL: f6:
|
|
;CHECK: movw r0, #65535
|
|
%tmp = add i32 0, 65535
|
|
ret i32 %tmp
|
|
}
|