mirror of
https://github.com/RPCSX/llvm.git
synced 2024-12-05 02:16:46 +00:00
83aed6980d
We have ~500 lines of subtarget feature definitions, they don't belong in our main TableGen file. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@283310 91177308-0d34-0410-b5e6-96231b3b80d8
82 lines
2.7 KiB
TableGen
82 lines
2.7 KiB
TableGen
//===-- AVR.td - Describe the AVR Target Machine ----------*- tablegen -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===---------------------------------------------------------------------===//
|
|
// This is the top level entry point for the AVR target.
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
//===---------------------------------------------------------------------===//
|
|
// Target-independent interfaces which we are implementing
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
include "llvm/Target/Target.td"
|
|
|
|
//===---------------------------------------------------------------------===//
|
|
// AVR Device Definitions
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
include "AVRDevices.td"
|
|
|
|
//===---------------------------------------------------------------------===//
|
|
// Register File Description
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
include "AVRRegisterInfo.td"
|
|
|
|
//===---------------------------------------------------------------------===//
|
|
// Instruction Descriptions
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
include "AVRInstrInfo.td"
|
|
|
|
def AVRInstrInfo : InstrInfo;
|
|
|
|
//===---------------------------------------------------------------------===//
|
|
// Calling Conventions
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
include "AVRCallingConv.td"
|
|
|
|
//===---------------------------------------------------------------------===//
|
|
// Assembly Printers
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
def AVRAsmWriter : AsmWriter {
|
|
string AsmWriterClassName = "InstPrinter";
|
|
bit isMCAsmWriter = 1;
|
|
}
|
|
|
|
//===---------------------------------------------------------------------===//
|
|
// Assembly Parsers
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
def AVRAsmParser : AsmParser {
|
|
let ShouldEmitMatchRegisterName = 1;
|
|
let ShouldEmitMatchRegisterAltName = 1;
|
|
}
|
|
|
|
def AVRAsmParserVariant : AsmParserVariant {
|
|
int Variant = 0;
|
|
|
|
// Recognize hard coded registers.
|
|
string RegisterPrefix = "$";
|
|
string TokenizingCharacters = "+";
|
|
}
|
|
|
|
//===---------------------------------------------------------------------===//
|
|
// Target Declaration
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
def AVR : Target {
|
|
let InstructionSet = AVRInstrInfo;
|
|
let AssemblyWriters = [AVRAsmWriter];
|
|
|
|
let AssemblyParsers = [AVRAsmParser];
|
|
let AssemblyParserVariants = [AVRAsmParserVariant];
|
|
}
|
|
|