Johnny Chen d6cc53cfe4 Better error-handling for DisassembleThumb2DPSoReg() where the 3-reg operand
instructions should have Rd (Inst{11-8}) != 0b1111.

Ref: A6.3 32-bit Thumb instruction encoding
     A6.3.11 Data-processing (shifted register)


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@101788 91177308-0d34-0410-b5e6-96231b3b80d8
2010-04-19 17:16:40 +00:00
..
2010-04-19 16:15:31 +00:00
2010-04-17 17:42:52 +00:00
2010-04-17 18:14:27 +00:00
2010-04-18 03:35:23 +00:00
2010-04-19 15:42:05 +00:00