mirror of
https://github.com/RPCSX/llvm.git
synced 2024-12-15 07:59:50 +00:00
7c9c6ed761
Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
134 lines
4.2 KiB
LLVM
134 lines
4.2 KiB
LLVM
; RUN: llc -mtriple=arm-eabi -mattr=+neon %s -o - | FileCheck %s
|
|
; NB: this tests vcnt, vclz, and vcls
|
|
|
|
define <8 x i8> @vcnt8(<8 x i8>* %A) nounwind {
|
|
;CHECK-LABEL: vcnt8:
|
|
;CHECK: vcnt.8 {{d[0-9]+}}, {{d[0-9]+}}
|
|
%tmp1 = load <8 x i8>, <8 x i8>* %A
|
|
%tmp2 = call <8 x i8> @llvm.ctpop.v8i8(<8 x i8> %tmp1)
|
|
ret <8 x i8> %tmp2
|
|
}
|
|
|
|
define <16 x i8> @vcntQ8(<16 x i8>* %A) nounwind {
|
|
;CHECK-LABEL: vcntQ8:
|
|
;CHECK: vcnt.8 {{q[0-9]+}}, {{q[0-9]+}}
|
|
%tmp1 = load <16 x i8>, <16 x i8>* %A
|
|
%tmp2 = call <16 x i8> @llvm.ctpop.v16i8(<16 x i8> %tmp1)
|
|
ret <16 x i8> %tmp2
|
|
}
|
|
|
|
declare <8 x i8> @llvm.ctpop.v8i8(<8 x i8>) nounwind readnone
|
|
declare <16 x i8> @llvm.ctpop.v16i8(<16 x i8>) nounwind readnone
|
|
|
|
define <8 x i8> @vclz8(<8 x i8>* %A) nounwind {
|
|
;CHECK-LABEL: vclz8:
|
|
;CHECK: vclz.i8 {{d[0-9]+}}, {{d[0-9]+}}
|
|
%tmp1 = load <8 x i8>, <8 x i8>* %A
|
|
%tmp2 = call <8 x i8> @llvm.ctlz.v8i8(<8 x i8> %tmp1, i1 0)
|
|
ret <8 x i8> %tmp2
|
|
}
|
|
|
|
define <4 x i16> @vclz16(<4 x i16>* %A) nounwind {
|
|
;CHECK-LABEL: vclz16:
|
|
;CHECK: vclz.i16 {{d[0-9]+}}, {{d[0-9]+}}
|
|
%tmp1 = load <4 x i16>, <4 x i16>* %A
|
|
%tmp2 = call <4 x i16> @llvm.ctlz.v4i16(<4 x i16> %tmp1, i1 0)
|
|
ret <4 x i16> %tmp2
|
|
}
|
|
|
|
define <2 x i32> @vclz32(<2 x i32>* %A) nounwind {
|
|
;CHECK-LABEL: vclz32:
|
|
;CHECK: vclz.i32 {{d[0-9]+}}, {{d[0-9]+}}
|
|
%tmp1 = load <2 x i32>, <2 x i32>* %A
|
|
%tmp2 = call <2 x i32> @llvm.ctlz.v2i32(<2 x i32> %tmp1, i1 0)
|
|
ret <2 x i32> %tmp2
|
|
}
|
|
|
|
define <16 x i8> @vclzQ8(<16 x i8>* %A) nounwind {
|
|
;CHECK-LABEL: vclzQ8:
|
|
;CHECK: vclz.i8 {{q[0-9]+}}, {{q[0-9]+}}
|
|
%tmp1 = load <16 x i8>, <16 x i8>* %A
|
|
%tmp2 = call <16 x i8> @llvm.ctlz.v16i8(<16 x i8> %tmp1, i1 0)
|
|
ret <16 x i8> %tmp2
|
|
}
|
|
|
|
define <8 x i16> @vclzQ16(<8 x i16>* %A) nounwind {
|
|
;CHECK-LABEL: vclzQ16:
|
|
;CHECK: vclz.i16 {{q[0-9]+}}, {{q[0-9]+}}
|
|
%tmp1 = load <8 x i16>, <8 x i16>* %A
|
|
%tmp2 = call <8 x i16> @llvm.ctlz.v8i16(<8 x i16> %tmp1, i1 0)
|
|
ret <8 x i16> %tmp2
|
|
}
|
|
|
|
define <4 x i32> @vclzQ32(<4 x i32>* %A) nounwind {
|
|
;CHECK-LABEL: vclzQ32:
|
|
;CHECK: vclz.i32 {{q[0-9]+}}, {{q[0-9]+}}
|
|
%tmp1 = load <4 x i32>, <4 x i32>* %A
|
|
%tmp2 = call <4 x i32> @llvm.ctlz.v4i32(<4 x i32> %tmp1, i1 0)
|
|
ret <4 x i32> %tmp2
|
|
}
|
|
|
|
declare <8 x i8> @llvm.ctlz.v8i8(<8 x i8>, i1) nounwind readnone
|
|
declare <4 x i16> @llvm.ctlz.v4i16(<4 x i16>, i1) nounwind readnone
|
|
declare <2 x i32> @llvm.ctlz.v2i32(<2 x i32>, i1) nounwind readnone
|
|
|
|
declare <16 x i8> @llvm.ctlz.v16i8(<16 x i8>, i1) nounwind readnone
|
|
declare <8 x i16> @llvm.ctlz.v8i16(<8 x i16>, i1) nounwind readnone
|
|
declare <4 x i32> @llvm.ctlz.v4i32(<4 x i32>, i1) nounwind readnone
|
|
|
|
define <8 x i8> @vclss8(<8 x i8>* %A) nounwind {
|
|
;CHECK-LABEL: vclss8:
|
|
;CHECK: vcls.s8
|
|
%tmp1 = load <8 x i8>, <8 x i8>* %A
|
|
%tmp2 = call <8 x i8> @llvm.arm.neon.vcls.v8i8(<8 x i8> %tmp1)
|
|
ret <8 x i8> %tmp2
|
|
}
|
|
|
|
define <4 x i16> @vclss16(<4 x i16>* %A) nounwind {
|
|
;CHECK-LABEL: vclss16:
|
|
;CHECK: vcls.s16
|
|
%tmp1 = load <4 x i16>, <4 x i16>* %A
|
|
%tmp2 = call <4 x i16> @llvm.arm.neon.vcls.v4i16(<4 x i16> %tmp1)
|
|
ret <4 x i16> %tmp2
|
|
}
|
|
|
|
define <2 x i32> @vclss32(<2 x i32>* %A) nounwind {
|
|
;CHECK-LABEL: vclss32:
|
|
;CHECK: vcls.s32
|
|
%tmp1 = load <2 x i32>, <2 x i32>* %A
|
|
%tmp2 = call <2 x i32> @llvm.arm.neon.vcls.v2i32(<2 x i32> %tmp1)
|
|
ret <2 x i32> %tmp2
|
|
}
|
|
|
|
define <16 x i8> @vclsQs8(<16 x i8>* %A) nounwind {
|
|
;CHECK-LABEL: vclsQs8:
|
|
;CHECK: vcls.s8
|
|
%tmp1 = load <16 x i8>, <16 x i8>* %A
|
|
%tmp2 = call <16 x i8> @llvm.arm.neon.vcls.v16i8(<16 x i8> %tmp1)
|
|
ret <16 x i8> %tmp2
|
|
}
|
|
|
|
define <8 x i16> @vclsQs16(<8 x i16>* %A) nounwind {
|
|
;CHECK-LABEL: vclsQs16:
|
|
;CHECK: vcls.s16
|
|
%tmp1 = load <8 x i16>, <8 x i16>* %A
|
|
%tmp2 = call <8 x i16> @llvm.arm.neon.vcls.v8i16(<8 x i16> %tmp1)
|
|
ret <8 x i16> %tmp2
|
|
}
|
|
|
|
define <4 x i32> @vclsQs32(<4 x i32>* %A) nounwind {
|
|
;CHECK-LABEL: vclsQs32:
|
|
;CHECK: vcls.s32
|
|
%tmp1 = load <4 x i32>, <4 x i32>* %A
|
|
%tmp2 = call <4 x i32> @llvm.arm.neon.vcls.v4i32(<4 x i32> %tmp1)
|
|
ret <4 x i32> %tmp2
|
|
}
|
|
|
|
declare <8 x i8> @llvm.arm.neon.vcls.v8i8(<8 x i8>) nounwind readnone
|
|
declare <4 x i16> @llvm.arm.neon.vcls.v4i16(<4 x i16>) nounwind readnone
|
|
declare <2 x i32> @llvm.arm.neon.vcls.v2i32(<2 x i32>) nounwind readnone
|
|
|
|
declare <16 x i8> @llvm.arm.neon.vcls.v16i8(<16 x i8>) nounwind readnone
|
|
declare <8 x i16> @llvm.arm.neon.vcls.v8i16(<8 x i16>) nounwind readnone
|
|
declare <4 x i32> @llvm.arm.neon.vcls.v4i32(<4 x i32>) nounwind readnone
|