mirror of
https://github.com/RPCSX/llvm.git
synced 2024-12-30 08:25:08 +00:00
9105f66d6f
I'm doing this in two phases for a better "git blame" record. This commit removes the previous AArch64 backend and redirects all functionality to ARM64. It also deduplicates test-lines and removes orphaned AArch64 tests. The next step will be "git mv ARM64 AArch64" and rewire most of the tests. Hopefully LLVM is still functional, though it would be even better if no-one ever had to care because the rename happens straight afterwards. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@209576 91177308-0d34-0410-b5e6-96231b3b80d8
56 lines
3.1 KiB
ArmAsm
56 lines
3.1 KiB
ArmAsm
// RUN: llvm-mc -triple=arm64 -mattr=+neon -show-encoding < %s | FileCheck %s
|
|
|
|
// Check that the assembler can handle the documented syntax for AArch64
|
|
|
|
//------------------------------------------------------------------------------
|
|
// Instructions across vector registers
|
|
//------------------------------------------------------------------------------
|
|
|
|
tbl v0.8b, { v1.16b }, v2.8b
|
|
tbl v0.8b, { v1.16b, v2.16b }, v2.8b
|
|
tbl v0.8b, { v1.16b, v2.16b, v3.16b }, v2.8b
|
|
tbl v0.8b, { v1.16b, v2.16b, v3.16b, v4.16b }, v2.8b
|
|
tbl v0.8b, { v31.16b, v0.16b, v1.16b, v2.16b }, v2.8b
|
|
|
|
// CHECK: tbl v0.8b, { v1.16b }, v2.8b // encoding: [0x20,0x00,0x02,0x0e]
|
|
// CHECK: tbl v0.8b, { v1.16b, v2.16b }, v2.8b // encoding: [0x20,0x20,0x02,0x0e]
|
|
// CHECK: tbl v0.8b, { v1.16b, v2.16b, v3.16b }, v2.8b // encoding: [0x20,0x40,0x02,0x0e]
|
|
// CHECK: tbl v0.8b, { v1.16b, v2.16b, v3.16b, v4.16b }, v2.8b // encoding: [0x20,0x60,0x02,0x0e]
|
|
// CHECK: tbl v0.8b, { v31.16b, v0.16b, v1.16b, v2.16b }, v2.8b // encoding: [0xe0,0x63,0x02,0x0e]
|
|
|
|
tbl v0.16b, { v1.16b }, v2.16b
|
|
tbl v0.16b, { v1.16b, v2.16b }, v2.16b
|
|
tbl v0.16b, { v1.16b, v2.16b, v3.16b }, v2.16b
|
|
tbl v0.16b, { v1.16b, v2.16b, v3.16b, v4.16b }, v2.16b
|
|
tbl v0.16b, { v30.16b, v31.16b, v0.16b, v1.16b }, v2.16b
|
|
|
|
// CHECK: tbl v0.16b, { v1.16b }, v2.16b // encoding: [0x20,0x00,0x02,0x4e]
|
|
// CHECK: tbl v0.16b, { v1.16b, v2.16b }, v2.16b // encoding: [0x20,0x20,0x02,0x4e]
|
|
// CHECK: tbl v0.16b, { v1.16b, v2.16b, v3.16b }, v2.16b // encoding: [0x20,0x40,0x02,0x4e]
|
|
// CHECK: tbl v0.16b, { v1.16b, v2.16b, v3.16b, v4.16b }, v2.16b // encoding: [0x20,0x60,0x02,0x4e]
|
|
// CHECK: tbl v0.16b, { v30.16b, v31.16b, v0.16b, v1.16b }, v2.16b // encoding: [0xc0,0x63,0x02,0x4e]
|
|
|
|
tbx v0.8b, { v1.16b }, v2.8b
|
|
tbx v0.8b, { v1.16b, v2.16b }, v2.8b
|
|
tbx v0.8b, { v1.16b, v2.16b, v3.16b }, v2.8b
|
|
tbx v0.8b, { v1.16b, v2.16b, v3.16b, v4.16b }, v2.8b
|
|
tbx v0.8b, { v31.16b, v0.16b, v1.16b, v2.16b }, v2.8b
|
|
|
|
// CHECK: tbx v0.8b, { v1.16b }, v2.8b // encoding: [0x20,0x10,0x02,0x0e]
|
|
// CHECK: tbx v0.8b, { v1.16b, v2.16b }, v2.8b // encoding: [0x20,0x30,0x02,0x0e]
|
|
// CHECK: tbx v0.8b, { v1.16b, v2.16b, v3.16b }, v2.8b // encoding: [0x20,0x50,0x02,0x0e]
|
|
// CHECK: tbx v0.8b, { v1.16b, v2.16b, v3.16b, v4.16b }, v2.8b // encoding: [0x20,0x70,0x02,0x0e]
|
|
// CHECK: tbx v0.8b, { v31.16b, v0.16b, v1.16b, v2.16b }, v2.8b // encoding: [0xe0,0x73,0x02,0x0e]
|
|
|
|
tbx v0.16b, { v1.16b }, v2.16b
|
|
tbx v0.16b, { v1.16b, v2.16b }, v2.16b
|
|
tbx v0.16b, { v1.16b, v2.16b, v3.16b }, v2.16b
|
|
tbx v0.16b, { v1.16b, v2.16b, v3.16b, v4.16b }, v2.16b
|
|
tbx v0.16b, { v30.16b, v31.16b, v0.16b, v1.16b }, v2.16b
|
|
|
|
// CHECK: tbx v0.16b, { v1.16b }, v2.16b // encoding: [0x20,0x10,0x02,0x4e]
|
|
// CHECK: tbx v0.16b, { v1.16b, v2.16b }, v2.16b // encoding: [0x20,0x30,0x02,0x4e]
|
|
// CHECK: tbx v0.16b, { v1.16b, v2.16b, v3.16b }, v2.16b // encoding: [0x20,0x50,0x02,0x4e]
|
|
// CHECK: tbx v0.16b, { v1.16b, v2.16b, v3.16b, v4.16b }, v2.16b // encoding: [0x20,0x70,0x02,0x4e]
|
|
// CHECK: tbx v0.16b, { v30.16b, v31.16b, v0.16b, v1.16b }, v2.16b // encoding: [0xc0,0x73,0x02,0x4e]
|