mirror of
https://github.com/RPCSX/llvm.git
synced 2024-11-29 06:30:39 +00:00
d950941e13
Generate code for the Blackfin family of DSPs from Analog Devices: http://www.analog.com/en/embedded-processing-dsp/blackfin/processors/index.html We aim to be compatible with the exsisting GNU toolchain found at: http://blackfin.uclinux.org/gf/project/toolchain The back-end is experimental. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@77897 91177308-0d34-0410-b5e6-96231b3b80d8
52 lines
956 B
LLVM
52 lines
956 B
LLVM
; RUN: llvm-as < %s | llc -march=bfin -verify-machineinstrs
|
|
|
|
define i64 @add(i64 %A, i64 %B) {
|
|
%R = add i64 %A, %B ; <i64> [#uses=1]
|
|
ret i64 %R
|
|
}
|
|
|
|
define i64 @sub(i64 %A, i64 %B) {
|
|
%R = sub i64 %A, %B ; <i64> [#uses=1]
|
|
ret i64 %R
|
|
}
|
|
|
|
define i64 @mul(i64 %A, i64 %B) {
|
|
%R = mul i64 %A, %B ; <i64> [#uses=1]
|
|
ret i64 %R
|
|
}
|
|
|
|
define i64 @sdiv(i64 %A, i64 %B) {
|
|
%R = sdiv i64 %A, %B ; <i64> [#uses=1]
|
|
ret i64 %R
|
|
}
|
|
|
|
define i64 @udiv(i64 %A, i64 %B) {
|
|
%R = udiv i64 %A, %B ; <i64> [#uses=1]
|
|
ret i64 %R
|
|
}
|
|
|
|
define i64 @srem(i64 %A, i64 %B) {
|
|
%R = srem i64 %A, %B ; <i64> [#uses=1]
|
|
ret i64 %R
|
|
}
|
|
|
|
define i64 @urem(i64 %A, i64 %B) {
|
|
%R = urem i64 %A, %B ; <i64> [#uses=1]
|
|
ret i64 %R
|
|
}
|
|
|
|
define i64 @and(i64 %A, i64 %B) {
|
|
%R = and i64 %A, %B ; <i64> [#uses=1]
|
|
ret i64 %R
|
|
}
|
|
|
|
define i64 @or(i64 %A, i64 %B) {
|
|
%R = or i64 %A, %B ; <i64> [#uses=1]
|
|
ret i64 %R
|
|
}
|
|
|
|
define i64 @xor(i64 %A, i64 %B) {
|
|
%R = xor i64 %A, %B ; <i64> [#uses=1]
|
|
ret i64 %R
|
|
}
|